Physical Chip Design Engineer

4 weeks ago

Singapur, Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

Overview

We are looking for a highly skilled Physical Chip Design Engineer to lead the development of low-power and high-performance chip design processes . This is a critical role that requires deep expertise in advanced semiconductor technologies and the ability to drive full-chip physical design workflows from start to finish.

Responsibilities
  • Low-Power Physical Design Workflows: Lead and optimize processes to enhance energy efficiency while maintaining chip performance.
  • Full-Chip Floor Planning & Place-and-Route: Oversee floor planning to ensure optimal performance, power, and area. Manage place-and-route processes for efficient, functional designs.
  • Power Network Design & Analysis: Design and optimize power distribution networks, perform grid analysis to ensure power integrity and low-power design.
  • Timing Closure, Power Integrity, & Signal Integrity: Resolve timing challenges, ensure power and signal integrity signoff, and perform necessary optimizations.
  • Physical Verification (DRC & LVS): Conduct thorough physical verification, including Design Rule Checks (DRC) and Layout Versus Schematic (LVS) to ensure compliance with design specifications.
Qualifications
  • Education: Bachelor’s degree or higher in Electronics , Electrical Engineering , Computer Science , or related field. Advanced degrees (Master’s/Ph.D.) are a plus.
  • Experience: 4-5 years of hands-on experience in physical design , with expertise in low-power, high-performance chip design . Experience with 12nm and below semiconductor technologies and tape-out processes is essential.
  • Technical Skills:
    • Expertise in full-chip floor planning , place-and-route methodologies , and physical verification (including DRC and LVS ).
    • In-depth knowledge of power network design , IR drop analysis , and timing closure .
    • Proficiency in Synopsys IC Compiler , Cadence Innovus , or similar tools.
    • Proficiency with Static Timing Analysis (STA) tools.
  • Programming Skills: Strong scripting skills in Perl , TCL , Python , and C++ .
#J-18808-Ljbffr

  • Physical Chip Design Engineer

    2 weeks ago

    Singapur, Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Job Overview We are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven ability to oversee full-chip physical design workflows from floor...

  • Analog Chip Design Engineer

    2 weeks ago

    Singapur, Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    About the Role As a Senior AI Analog Chip Design Engineer, you will be a technical leader, driving the design and optimization of complex analog and mixed-signal circuits for our next-generation AI chips. You will leverage your deep expertise to architect innovative solutions, guide the development of high-performance digital standard cell libraries, and...

  • Junior AI Chip DFT Engineer

    2 weeks ago

    Singapur, Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Job Overview We are seeking a motivated and detail-oriented Junior AI Chip DFT (Design for Test) Engineer to contribute to the testability of our innovative AI chip designs. This role will involve learning and assisting in the implementation of DFT architectures, integrating test circuits (Scan, Mbit, Memory repair, Bscan), performing simulations, and...

  • Sr. Physical Design Verification Engineer, Annapurna Labs

    3 weeks ago

    Singapur, Singapore Amazon Full time

    Sr. Physical Design Verification Engineer, Annapurna Labs Annapurna Labs (our organization within AWS Utility Computing) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks...

  • Design Engineer

    4 weeks ago

    Singapur, Singapore Talent Link by e2i Full time

    5 days ago Be among the first 25 applicants Get AI-powered advice on this job and more exclusive features. Talent Link by e2i is a programme to match candidates to job opportunities offered by e2i’s Industry Partners. Applicable for Singaporeans and Singapore Permanent Residents only. This job opportunity is from our Industry Partner which a local AI...

  • Physical design Engineer

    4 weeks ago

    Singapur, Singapore SVENTL ASIA PACIFIC PTE. LTD. Full time

    Responsibilities Netlist to GDSII at block level, Subsystem Level and at Full chip. Worked on multiple tapeouts on Netlist to GDSII Hierarchical partitioning and budgeting of block-level subsystems. Implementation of high performance (HP) cores, low power designs Node experience upto 7nm, 10nm, 14nm, 28nm. Timing Signoff in loop through STA and ECO cycle at...

  • Physical Design Technical Leader/Manager

    4 weeks ago

    Singapur, Singapore Bitdeer Group Full time

    Overview About Bitdeer: Bitdeer Technologies Group (Nasdaq: BTDR) is a world-leading technology company for Bitcoin mining. Bitdeer is committed to providing comprehensive computing solutions for its customers. The Company handles complex processes involved in computing such as equipment procurement, transport logistics, datacenter design and construction,...

  • Physical Design Technical Leader/Manager

    4 days ago

    Singapur, Singapore Bitdeer (NASDAQ: BTDR) Full time

    Physical Design Technical Leader/Manager Join to apply for the Physical Design Technical Leader/Manager role at Bitdeer (NASDAQ: BTDR) Physical Design Technical Leader/Manager 1 day ago Be among the first 25 applicants Join to apply for the Physical Design Technical Leader/Manager role at Bitdeer (NASDAQ: BTDR) Get AI-powered advice on this job and more...

  • Staff Physical Design Engineer

    4 weeks ago

    Singapur, Singapore AMD Full time

    Overview Staff Physical Design Engineer at AMD. This is a Physical Design Engineering role that will require taking the design from RTL to GDS with synthesis, Place and Route, timing, and Physical Verification. Responsibilities This engineer will work on high-speed multi-gigabit SerDes PHY designs. This includes automated synthesis and timing-driven place...

  • System on a Chip Architect

    1 week ago

    Singapur, Singapore BOLTCHIP Full time

    Overview Building Strategic Innovation Capability Centres(ICC) for Next-Gen AI & Semiconductor Chip Engineering, TiE Singapore Charter Member,Thought Leader Boltchip is a Consulting firm building the Innovation Capability Centers for Semiconductor design companies in ASIA. We are seeking a very exceptional SOC Architect (system on a chip) and Execution...