 
						DFT Engineer
2 weeks ago
Job Description Participate in the architecture and implementation of DFT (Design-For-Test) features for SoC/IP, including scan chain design, ATPG, pattern generation, simulation, and diagnosis; Perform CP (wafer-level) and FT (final test) yield analysis based on diagnosis results; Research and evaluate state-of-the-art DFT architectures and methodologies for SoC/IP designs; Develop and maintain in-house DFT flows and automation methods, and deploy them across multiple projects; Troubleshoot DFT-related issues during design implementation and silicon bring-up phases. Requirements Master’s degree or above in Computer Engineering, Electrical Engineering, or a related field; 3–5+ years of working experience in ASIC/SoC development; Solid understanding of Verilog and familiarity with front-end design flow; Knowledge of DFT concepts and techniques, including scan insertion, MBIST, and boundary scan; Proficient in using industry-standard tools such as Synopsys Design Compiler, DFT Compiler, TetraMAX, VCS, or Mentor Tessent; Experience with ATPG, MBIST, or diagnosis; experience in yield analysis is a strong plus; Skilled in scripting with Makefile, Tcl, Perl, or Python for design automation; Strong communication and presentation skills in English, with a passion for test methodologies and innovation. #J-18808-Ljbffr
- 
					  DFT Engineer2 weeks ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $120,000 - $200,000 per yearJob Overview:We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive... 
- 
					  Senior Dft Engineer2 weeks ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time**Key Responsibilities**: - **DFT Architecture Design**:Lead the design of DFT architecture at the chip level, implementing testing circuits such as Scan, Mbit, Memory repair, and Bscan. - **DFT Circuit Design and Insertion**:Implement DFT circuits and integrate them into the chip, ensuring proper timing constraints for DFT mode convergence. - **Functional... 
- 
					  (Sr./Staff) DFT Engineer3 days ago 
 Singapore OVT group Full timePosition Overview We are seeking a highly skilled and experienced Senior/Staff DFT (Design for Test) Engineer to join our team. In this role, you will be instrumental in defining and implementing the test strategy for our complex CIS/SoC/TDDI designs. You will take ownership of the entire DFT flow, from architecture to pattern generation, ensuring the... 
- 
					  Staff Engineer, Dft6 days ago 
 Singapore AMBIQ MICRO SINGAPORE PRIVATE LTD. Full time**Company Overview** Ambiq's mission is to enable intelligence everywhere by delivering the lowest power semiconductor solutions. Ambiq is a pioneer and a leading provider of ultra-low-power semiconductor solutions based on our proprietary and patented sub - and near-threshold technologies. With increased power requirements of artificial intelligence (AI)... 
- 
					  DFT Engineer7 days ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full timeOverview We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive simulations,... 
- 
					  Dft Design Engineer/dft设计工程师1 week ago 
 Singapore Qingdao Global Golden Bridge Enterprise Management Co.,LTD. Full timeDFT Design Engineer **Salary**: 20-35kRMB / month **Responsibilities**: 1. Design the DFT scheme reasonably according to the requirements; 2. Use the Mentor/Synopsys tool to insert the DFT circuit (JTAG/BSCAN/SCAN/MBIST/ LBIST, etc.); 3. Conduct relevant verification of DFT circuit (ATPG/ BIST simulation /IP verification /Formality); 4. DFT circuit timing... 
- 
					  Junior AI Chip DFT Engineer7 days ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full timeJob Overview We are seeking a motivated and detail-oriented Junior AI Chip DFT (Design for Test) Engineer to contribute to the testability of our innovative AI chip designs. This role will involve learning and assisting in the implementation of DFT architectures, integrating test circuits (Scan, Mbit, Memory repair, Bscan), performing simulations, and... 
- 
					  Design-for-Test (DFT) Engineer - Singapore5 days ago 
 Singapore ByteDance Full timeDescription Responsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications... 
- 
					  Design-for-Test (DFT) Engineer - Singapore5 days ago 
 Singapore ByteDance Full timeResponsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications Minimum... 
- 
					  Senior / DFT Engineer7 days ago 
 Singapore Alpsoft Technologies Pte. Ltd. Full time $90,000 - $120,000 per yearResponsibilities:DFT implementation of Scan Logic, IJTAG, MBIST Logic, Logic BISTAnalysis to improve the testability of Digital design at Block and chip level.Implementation of DFT logics for Digital and Mixed Signal IP.Perform ATPG pattern generation including SSA /Transition/ Path Delay and IDDQ pattern.Perform ATPG verification and simulation...