 
						Junior AI Chip DFT Engineer
7 days ago
Job Overview We are seeking a motivated and detail-oriented Junior AI Chip DFT (Design for Test) Engineer to contribute to the testability of our innovative AI chip designs. This role will involve learning and assisting in the implementation of DFT architectures, integrating test circuits (Scan, Mbit, Memory repair, Bscan), performing simulations, and supporting test vector development and yield improvement efforts under the guidance of senior engineers. Key Responsibilities Assist in the design and implementation of DFT architecture at the chip level, focusing on learning and applying testing circuits such as Scan, Mbit, Memory repair, and Bscan. Learn to implement DFT circuits and integrate them into the chip, understanding timing constraints for DFT mode convergence. Participate in functional verification, pre-simulation, post-simulation, and power simulation of DFT circuits. Assist in troubleshooting and resolving issues. Contribute to the development of high-coverage, low-cost test vectors and learn to validate them through simulation and timing analysis. Support yield improvement and fault analysis activities. Assist with testing SDC constraint files in testing modes and contribute to timing and power convergence in the backend. Qualifications Bachelor’s degree in Electronics Engineering, Computer Science, or a related field. Basic understanding of DFT methodologies, including Scan, Mbit, Memory repair, and Bscan. Familiarity with functional verification and simulations (pre/post, power simulation) is a plus. Exposure to developing test vectors and performing timing analysis is beneficial. Basic understanding of yield improvement and fault analysis concepts. Familiarity with scripting languages (e.g., TCL, Perl, Python) is a plus. Strong problem-solving skills, attention to detail, and a willingness to learn and collaborate. #J-18808-Ljbffr
- 
					  DFT Engineer2 weeks ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $120,000 - $200,000 per yearJob Overview:We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive... 
- 
					  DFT Engineer7 days ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full timeOverview We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive simulations,... 
- 
					  Senior Dft Engineer2 weeks ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time**Key Responsibilities**: - **DFT Architecture Design**:Lead the design of DFT architecture at the chip level, implementing testing circuits such as Scan, Mbit, Memory repair, and Bscan. - **DFT Circuit Design and Insertion**:Implement DFT circuits and integrate them into the chip, ensuring proper timing constraints for DFT mode convergence. - **Functional... 
- 
					  Senior Backend Engineer1 week ago 
 Singapore AMLOGIC SINGAPORE PRIVATE LIMITED Full time**About the role** This is an exciting opportunity to join **AMLOGIC SINGAPORE PTE LTD**as a **Senior Backend Engineer - DFT/Synthesis**. As a full-time employee, you will be based at our office in **International Business Park West Region**. This role is critical in ensuring the successful delivery of our engineering projects within the... 
- 
					  Design-for-Test (DFT) Engineer - Singapore5 days ago 
 Singapore ByteDance Full timeResponsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications Minimum... 
- 
					  Design-for-Test (DFT) Engineer - Singapore5 days ago 
 Singapore ByteDance Full timeDescription Responsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications... 
- 
					  Senior / DFT Engineer7 days ago 
 Singapore Alpsoft Technologies Pte. Ltd. Full time $90,000 - $120,000 per yearResponsibilities:DFT implementation of Scan Logic, IJTAG, MBIST Logic, Logic BISTAnalysis to improve the testability of Digital design at Block and chip level.Implementation of DFT logics for Digital and Mixed Signal IP.Perform ATPG pattern generation including SSA /Transition/ Path Delay and IDDQ pattern.Perform ATPG verification and simulation... 
- 
					  Architecture Chip Design Engineer2 days ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $150,000 - $250,000 per yearJob Summary:We are seeking an experienced and highly skilled Senior AI Chip Architecture Engineer to lead the development and optimization of cutting-edge AI chip hardware systems. This role requires a strategic thinker with at least 8 years of experience in digital circuit design or chip architecture engineering. The ideal candidate will play a pivotal role... 
- 
					  Staff Engineer, Dft6 days ago 
 Singapore AMBIQ MICRO SINGAPORE PRIVATE LTD. Full time**Company Overview** Ambiq's mission is to enable intelligence everywhere by delivering the lowest power semiconductor solutions. Ambiq is a pioneer and a leading provider of ultra-low-power semiconductor solutions based on our proprietary and patented sub - and near-threshold technologies. With increased power requirements of artificial intelligence (AI)... 
- 
					  Analog Chip Design Engineer2 weeks ago 
 Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $80,000 - $120,000 per yearAbout the Role:As a Junior AI Analog Chip Design Engineer, you will contribute to the design and development of analog and mixed-signal circuits for our innovative AI chips. You will work closely with senior engineers, gaining hands-on experience in all aspects of the design flow, from specification to layout. This is an excellent opportunity to leverage...