(Sr./Staff) DFT Engineer

3 days ago

Singapore OVT group Full time

Position Overview We are seeking a highly skilled and experienced Senior/Staff DFT (Design for Test) Engineer to join our team. In this role, you will be instrumental in defining and implementing the test strategy for our complex CIS/SoC/TDDI designs. You will take ownership of the entire DFT flow, from architecture to pattern generation, ensuring the highest quality and test coverage for our products. The ideal candidate will have a proven track record of driving DFT methodology and successfully bringing multi-million-gate designs to mass production Key Responsibilities DFT Architecture & Planning: Develop and set the advanced DFT strategy and implementation plan based on the latest methodologies and EDA tools to achieve excellent test coverage for low and zero DPPM goals. DFT Implementation & Verification: Lead the implementation of DFT structures, including SCAN (full and partial), Test Compression, Memory BIST (MBIST), Logic BIST (LBIST), Boundary Scan (BSD), and JTAG. Perform verification of DFT logic and generate production-ready ATE patterns. Pattern Generation & Silicon Debug: Be responsible for ATPG pattern generation, simulation, and validation. Support silicon bring-up, debug test patterns on the ATE, and perform failure analysis to improve yield. Timing & Constraints: Generate accurate DFT timing constraints and collaborate closely with the backend design team to achieve timing closure for all test modes. Cross-Functional Collaboration: Work effectively with front-end design, verification, physical design, and product engineering teams to ensure testability and manufacturability are integrated throughout the design cycle. Requirements Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. 5+ years of hands-on experience in DFT for ASIC/SoC designs. Deep understanding of ASIC design flow and core DFT concepts (fault models, test coverage, etc.). Proven, hands-on experience in DFT implementation including SCAN insertion, ATPG, test compression, MBIST, LBIST, and Boundary Scan. Proficiency with industry-standard DFT tools from Synopsys (DFT Compiler, TetraMAX/ TestMAX) and/or Mentor Graphics/Siemens (Tessent platform). Experience with scripting languages for automation, such as Perl, TCL, or Python. A history of successful DFT execution on at least one complex, multi-million-gate product that reached mass production, preferably at 40nm technology node or below. Strong problem-solving skills, self-motivation, and excellent communication abilities for effective cross-department collaboration. Professional fluency in Mandarin is required due to the need to liaise with Mandarin-speaking stakeholders and team members based in China. This is essential for effective communication in meetings, documentation, and day-to-day operations. Preferred Qualifications Knowledge of design synthesis and Static Timing Analysis (STA). Experience with low-power DFT techniques and related challenges. Familiarity with backend design flows and timing closure challenges is a significant plus. #J-18808-Ljbffr

  • Staff Engineer, Dft

    6 days ago

    Singapore AMBIQ MICRO SINGAPORE PRIVATE LTD. Full time

    **Company Overview** Ambiq's mission is to enable intelligence everywhere by delivering the lowest power semiconductor solutions. Ambiq is a pioneer and a leading provider of ultra-low-power semiconductor solutions based on our proprietary and patented sub - and near-threshold technologies. With increased power requirements of artificial intelligence (AI)...

  • Sr. Staff Engineer, DFT New Singapore

    5 days ago

    Singapore Ambiq Micro Inc Full time

    Ambiq's mission is to enable intelligence everywhere by delivering the lowest power semiconductor solutions. Ambiq is a pioneer and a leading provider of ultra-low-power semiconductor solutions based on our proprietary and patented sub- and near-threshold technologies. With the increasing power requirements of artificial intelligence (AI) computing, our...

  • DFT Engineer

    2 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $120,000 - $200,000 per year

    Job Overview:We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive...

  • Senior Dft Engineer

    2 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    **Key Responsibilities**: - **DFT Architecture Design**:Lead the design of DFT architecture at the chip level, implementing testing circuits such as Scan, Mbit, Memory repair, and Bscan. - **DFT Circuit Design and Insertion**:Implement DFT circuits and integrate them into the chip, ensuring proper timing constraints for DFT mode convergence. - **Functional...

  • DFT Engineer

    6 days ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Overview We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive simulations,...

  • DFT Engineer

    2 weeks ago

    Singapore VOICE THE WAY PTE. LTD. Full time

    Job Description Participate in the architecture and implementation of DFT (Design-For-Test) features for SoC/IP, including scan chain design, ATPG, pattern generation, simulation, and diagnosis; Perform CP (wafer-level) and FT (final test) yield analysis based on diagnosis results; Research and evaluate state-of-the-art DFT architectures and methodologies...

  • Dft Design Engineer/dft设计工程师

    1 week ago

    Singapore Qingdao Global Golden Bridge Enterprise Management Co.,LTD. Full time

    DFT Design Engineer **Salary**: 20-35kRMB / month **Responsibilities**: 1. Design the DFT scheme reasonably according to the requirements; 2. Use the Mentor/Synopsys tool to insert the DFT circuit (JTAG/BSCAN/SCAN/MBIST/ LBIST, etc.); 3. Conduct relevant verification of DFT circuit (ATPG/ BIST simulation /IP verification /Formality); 4. DFT circuit timing...

  • Junior AI Chip DFT Engineer

    6 days ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Job Overview We are seeking a motivated and detail-oriented Junior AI Chip DFT (Design for Test) Engineer to contribute to the testability of our innovative AI chip designs. This role will involve learning and assisting in the implementation of DFT architectures, integrating test circuits (Scan, Mbit, Memory repair, Bscan), performing simulations, and...

  • Design-for-Test (DFT) Engineer - Singapore

    5 days ago

    Singapore ByteDance Full time

    Description Responsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications...

  • Design-for-Test (DFT) Engineer - Singapore

    5 days ago

    Singapore ByteDance Full time

    Responsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications Minimum...