DFT Engineer

16 hours ago

Singapore Omnivision Full time $120,000 - $200,000 per year

Description


Position Overview We are seeking a highly skilled and experienced Senior/Staff DFT (Design for Test) Engineer to join our team. In this role, you will be instrumental in defining and implementing the test strategy for our complex CIS/SoC/TDDI designs. You will take ownership of the entire DFT flow, from architecture to pattern generation, ensuring the highest quality and test coverage for our products. The ideal candidate will have a proven track record of driving DFT methodology and successfully bringing multi-million-gate designs to mass production Key Responsibilities

  • DFT Architecture & Planning: Develop and set the advanced DFT strategy and implementation plan based on the latest methodologies and EDA tools to achieve excellent test coverage for low and zero DPPM goals.
  • DFT Implementation & Verification: Lead the implementation of DFT structures, including SCAN (full and partial), Test Compression, Memory BIST (MBIST), Logic BIST (LBIST), Boundary Scan (BSD), and JTAG. Perform verification of DFT logic and generate production-ready ATE patterns.
  • Pattern Generation & Silicon Debug: Be responsible for ATPG pattern generation, simulation, and validation. Support silicon bring-up, debug test patterns on the ATE, and perform failure analysis to improve yield.
  • Timing & Constraints: Generate accurate DFT timing constraints and collaborate closely with the backend design team to achieve timing closure for all test modes.
  • Cross-Functional Collaboration: Work effectively with front-end design, verification, physical design, and product engineering teams to ensure testability and manufacturability are integrated throughout the design cycle.
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 5+ years of hands-on experience in DFT for ASIC/SoC designs.
  • Deep understanding of ASIC design flow and core DFT concepts (fault models, test coverage, etc.).
  • Proven, hands-on experience in DFT implementation including SCAN insertion, ATPG, test compression, MBIST, LBIST, and Boundary Scan.
  • Proficiency with industry-standard DFT tools from Synopsys (DFT Compiler, TetraMAX/ TestMAX) and/or Mentor Graphics/Siemens (Tessent platform).
  • Experience with scripting languages for automation, such as Perl, TCL, or Python.
  • A history of successful DFT execution on at least one complex, multi-million-gate product that reached mass production, preferably at 40nm technology node or below.
  • Strong problem-solving skills, self-motivation, and excellent communication abilities for effective cross-department collaboration.
  • Professional fluency in Mandarin is required due to the need to liaise with Mandarin-speaking stakeholders and team members based in China. This is essential for effective communication in meetings, documentation, and day-to-day operations.
Preferred Qualifications
  • Knowledge of design synthesis and Static Timing Analysis (STA).
  • Experience with low-power DFT techniques and related challenges.
  • Familiarity with backend design flows and timing closure challenges is a significant plus.

  • DFT Engineer

    4 days ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $120,000 - $200,000 per year

    Job Overview:We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive...

  • DFT engineer

    15 hours ago

    Singapore, South East, Uni Connect Full time $120,000 - $180,000 per year

    Responsible for scan insertion, boundary scan, MBIST, ATPG for ultra -low power SoC based on subthreshold operation using standard EDA tools.Develop and implement low -power DFT architecture and infrastructure.Generate structural test vectors, analyse, and improve coverage, test time and test cost.Perform pre/post -layout scan and MBIST simulations.Work with...

  • DFT Engineer

    15 hours ago

    Singapore, Uni Connect Full time $90,000 - $120,000 per year

    Responsible for scan insertion, MBIST, ATPG for SOC based design using industry standard EDA tools.Generate test vectors, analyze and improve test coverage, reduce test time and test cost.Perform pre/post-layout scan and MBIST simulations.Work with designers on STA, physical, power and logical issues related to DFT.Work with test engineers to bring up all...

  • Dft Engineer

    1 day ago

    Singapore SUPREMICRO TECHNOLOGIES PTE. LTD. Full time

    **Job Description**: - Design/verification for Clock/JTAG/Analog/DFT IP - Scan Insertion, ATPG, scan verification and pattern generation - Memory BIST insertion, validation and pattern generation - Analysis of Functional Design for Testability, including product functionality and access through external connections, BIST and Board Level Diagnostics, control...

  • DFT Engineer

    1 week ago

    Singapore Silicon Labs Full time $60,000 - $120,000 per year

    Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity...

  • Senior Dft Engineer

    2 weeks ago

    Singapore MDE CAPITAL CONSULTANCY PTE. LTD. Full time

    5 years exp **Roles & Responsibilities** Working Hours : 9AM - 6PM Working days : 5 Days Salary : 7500 - 8500 ( Depending on experience ) **Responsibilities**: - Define SoC DfT architecture and DfM concept - Implement and verify DfT measures to meet product specifications and production requirements - Work closely with cross-function teams (design,...

  • DFT Engineer

    17 hours ago

    Singapore Silicon Labs Full time $120,000 - $180,000 per year

    Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity...

  • (Sr./Staff) DFT Engineer

    1 week ago

    Singapore OMNIVISION Full time

    Position Overview We are seeking a highly skilled and experienced Senior/Staff DFT (Design for Test) Engineer to join our team. In this role, you will be instrumental in defining and implementing the test strategy for our complex CIS/SoC/TDDI designs. You will take ownership of the entire DFT flow, from architecture to pattern generation, ensuring the...

  • Dft Lead Engineer

    1 week ago

    Singapore Silicon Labs Careers Full time

    - Responsibilities: Person will be responsible for DFT Architecture including JTAG functionality, boundary scan, hierarchical scan, at - speed testing, I/ O testing requirements, MBIST and Repair, implement test logic for analog macros. Person should also be responsible to develop firmware driven cost-effective test strategies methodologies with built-in...

  • DFT Engineer

    2 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Overview We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive simulations,...