Sr. Staff Engineer, DFT New Singapore

5 days ago


Singapore Ambiq Micro Inc Full time

Ambiq's mission is to enable intelligence everywhere by delivering the lowest power semiconductor solutions. Ambiq is a pioneer and a leading provider of ultra-low-power semiconductor solutions based on our proprietary and patented sub- and near-threshold technologies. With the increasing power requirements of artificial intelligence (AI) computing, our customers are relying on our solutions to deliver AI to edge environments. Our hardware and software innovations fundamentally deliver a multi-fold improvement in power consumption over traditional semiconductor designs without expensive process geometry scaling. We began in 2010 by addressing the power consumption challenges of battery-powered devices at the edge, where they were most pronounced . As of the beginning of 2025, we ' ve shipped more than 2 8 0 + million units worldwide. Our innovative and fast-moving teams of design, research, development, production, marketing, sales, and operations are spread across several continents, including the US (Austin ), Taiwan (Hsinchu), China ( Shanghai and Shenzhen), and Singapore. We value relentless technology innovation, a deep commitment to customer success, collaborative problem-solving, and an enthusiastic pursuit of energy efficiency. We embrace candidates who also share these same values. The successful candidate must be self-motivated, creative, and comfortable learning and driving exciting new technologies . We encourage and nurture an environment that fosters growth and opportunities to work on complex, meaningful, and challenging projects, creating a lasting impact and shaping the future of technology. Join us on our quest for enabling billions of intelligent devices. The intelligence everywhere revolution starts here. Responsibilities Responsible for scan insertion, boundary scan, MBIST, ATPG for ultra-low power SoC based on subthreshold operation using standard EDA tools. Develop and implement low-power DFT architecture and infrastructure. Generate structural test vectors, analyse, and improve coverage, test time and test cost. Perform pre/post-layout scan and MBIST simulations. Work with designers on STA, physical, power and logical issues related to DFT. Work with test engineers to bring up test vectors on silicon. Requirements BS/MS in ECE/EE and at least 10 years of experience in DFT implementation. Skilled in different types of DFT structures, including scan (Stuck-At, At-Speed, Path-Delay), scan compression, boundary scan and MBIST. Experience in creating and implementing hierarchical DFT architecture in complex SoC. Experience in Low-Power DFT and MBIST. Experience in test time and test coverage analysis for scan and MBIST patterns. Experience in working with test engineering team to bring up production test program. Extensive knowledge of timing concepts and constraint development. Experience in developing scan ATPG and MBIST test benches and simulation in pre/post-layout environments. Experience in RTL is required. Experience in scripting like Tcl is preferred. Experience with GLS (gate level simulation) is preferred. Motivated, self-driven engineer with attention to detail. Strong verbal and written English communication skills. What You Need We're seeking passionate technologists who thrive on pushing boundaries, solving complex challenges, and driving transformative solutions. At Ambiq , you'll collaborate with a dynamic team that values relentless innovation, customer-centric thinking, and continuous learning. If you're a self-motivated, creative problem-solver eager to push technological limits and make a meaningful impact in energy efficiency, this is your opportunity to grow, excel, and turn groundbreaking ideas into reality. Most importantly, the successful candidate will be able to live the Ambiq Shared Values: Innovate: We tenaciously find ways to break down the barriers to possible solutions Collaborate: We proactively communicate and encourage each other to be better. Focus: We keep the voice of the customer at the center of everything we do. Learn: We strive for continuous improvement and are always curious. Achieve: We execute on quality and follow through on our commitments. #J-18808-Ljbffr



  • Singapore OVT group Full time

    Position Overview We are seeking a highly skilled and experienced Senior/Staff DFT (Design for Test) Engineer to join our team. In this role, you will be instrumental in defining and implementing the test strategy for our complex CIS/SoC/TDDI designs. You will take ownership of the entire DFT flow, from architecture to pattern generation, ensuring the...

  • Staff Engineer, Dft

    6 days ago


    Singapore AMBIQ MICRO SINGAPORE PRIVATE LTD. Full time

    **Company Overview** Ambiq's mission is to enable intelligence everywhere by delivering the lowest power semiconductor solutions. Ambiq is a pioneer and a leading provider of ultra-low-power semiconductor solutions based on our proprietary and patented sub - and near-threshold technologies. With increased power requirements of artificial intelligence (AI)...


  • Singapore ByteDance Full time

    Description Responsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications...


  • Singapore ByteDance Full time

    Responsibilities DFT-related work in SoC chips, including Scan, MBIST, ATPG, Boundary Scan, IP test, etc. Collaborate closely with STA, physical design, and power engineers to debug and resolve DFT-related timing/power/IR problems. Partner with test engineers to bring up test vectors on silicon and ensure successful testing. Qualifications Minimum...

  • DFT Engineer

    2 weeks ago


    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $120,000 - $200,000 per year

    Job Overview:We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive...

  • Senior Dft Engineer

    2 weeks ago


    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    **Key Responsibilities**: - **DFT Architecture Design**:Lead the design of DFT architecture at the chip level, implementing testing circuits such as Scan, Mbit, Memory repair, and Bscan. - **DFT Circuit Design and Insertion**:Implement DFT circuits and integrate them into the chip, ensuring proper timing constraints for DFT mode convergence. - **Functional...

  • DFT Engineer

    7 days ago


    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Overview We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive simulations,...


  • Singapore AMLOGIC SINGAPORE PRIVATE LIMITED Full time

    **About the role** This is an exciting opportunity to join **AMLOGIC SINGAPORE PTE LTD**as a **Senior Backend Engineer - DFT/Synthesis**. As a full-time employee, you will be based at our office in **International Business Park West Region**. This role is critical in ensuring the successful delivery of our engineering projects within the...


  • Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Job Overview We are seeking a motivated and detail-oriented Junior AI Chip DFT (Design for Test) Engineer to contribute to the testability of our innovative AI chip designs. This role will involve learning and assisting in the implementation of DFT architectures, integrating test circuits (Scan, Mbit, Memory repair, Bscan), performing simulations, and...

  • DFT Engineer

    2 weeks ago


    Singapore VOICE THE WAY PTE. LTD. Full time

    Job Description Participate in the architecture and implementation of DFT (Design-For-Test) features for SoC/IP, including scan chain design, ATPG, pattern generation, simulation, and diagnosis; Perform CP (wafer-level) and FT (final test) yield analysis based on diagnosis results; Research and evaluate state-of-the-art DFT architectures and methodologies...