RTL Design Engineer

4 weeks ago


Singapore AAC TECHNOLOGIES PTE. LTD. Full time
Roles & Responsibilities

JOB DESCRIPTION :


• Mixed-signal subsystem design from design implementation to final delivery for chip-level integration


• Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements


• Ensure all required documentation are prepared according to the quality standards


• RTL logic design of modules using Verilog HDL. Designs may include power and clock management units, IIC, I2C, SoundWire digital interfaces, digital filters, etc


• Prepare and hold design and verification reviews with technical staff throughout project lifecycle


• Perform logic synthesis, timing and power analysis to optimise designs


• Pre-silicon verification utilizing various methodologies such as constrained random verification with block/subsystem/chip level UVM test benches, spice co-simulation of mixed signal blocks and FPGA emulation.


• Support Validation/bring-up of designs on silicon, providing support to cross-functional teams

JOB REQUIREMENTS :


• Bachelor or Master degree in Electrical and Electronic Engineering with minimum 7+ years of professional experience in digital CMOS IC design


• Experience using high-level modelling language/tool for designing and evaluating subsystems and algorithms


• Strong understanding of digital design, preferably in IIC, I2S, SoundWire interface design


• Experience with logic simulators for both RTL and gate-level simulation, design/waveform browsers, and power analysis tools, Verilog RTL design

Tell employers what skills you have

Hardware
Electrical
3D
Mixed Signal
Telematics
UVM
RTL Design
IP
FPGA
CMOS
Revolution
Project Administration
IC
Verilog
Transmission
Silicon
  • RTL Designer

    3 days ago


    Singapore CURIOUS TEK PTE. LTD. Full time

    Job Responsibilities: Perform IC design development of SerDes IP products Perform Logic Synthesis, Static Timing Analysis Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with Physical designer and RTL designer to achieve timing closure Work with test team in debugging production test issues Help debug & correct any functional...

  • RTL Designer

    5 days ago


    Singapore CURIOUS TEK PTE. LTD. Full time

    Job Responsibilities: Perform IC design development of SerDes IP products Perform Logic Synthesis, Static Timing Analysis Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with Physical designer and RTL designer to achieve timing closure Work with test team in debugging production test issues Help debug & correct any...


  • Singapore TETRAMEM SINGAPORE PTE. LTD. Full time $150,000 - $250,000 per year

    In this role you will be part of a world-class IC design team responsible for the development and deployment of software solutions for a revolutionary computing system, which will reduce the energy consumption of AI processing by two orders of magnitude over conventional digital solutions. This will completely disrupt the AI IoT landscape. It is based on our...


  • Singapore SEARCH STAFFING SERVICES PTE. LTD. Full time

    Roles & ResponsibilitiesOur client is a leading startup in the semiconductor field and a leader in designing ultra low-power microprocessors. The Singapore office houses the Product Development (PD) team which will be working on projects. Lead RTL Design Engineer (Senior Staff Engineer level)ResponsibilitiesOwn and be responsible for pre-tape out quality for...

  • RTL Engineer

    2 weeks ago


    Singapore NUWAY CFR PTE. LTD. Full time $90,000 - $120,000 per year

    One of our Semiconductor IC Design company is building their design team in Singapore.Role : RTL EngineerLocation : SingaporeExperience : 3 to 7 yearsTechnical Requirements:o Advanced SystemVerilog and RTL coding skillso Expert knowledge of IP integration methodologieso Experience with ARM CPU subsystem integrationo Understanding of high-speed I/O...


  • Singapore SVENTL ASIA PACIFIC PTE. LTD. Full time $80,000 - $120,000 per year

    Job Description & RequirementsDevelop verification environment and tests to perform Functional (RTL) testing at IP level and SoC LevelDevelop IP level/SoC level test plans based on the design/architectural specs.Coverage Analysis and CodingRun simulations & regressions, debug test failures to identify test case issues & RTL design issuesDefine and develop...

  • Staff Engineer

    1 week ago


    Singapore Ambiq Micro, Inc Full time

    Description: We are seeking a talented RTL Engineer to join our team in Singapore. As an RTL Engineer, you'll ensure the highest quality products by developing and implementing robust methodologies. Work alongside a talented team of engineers to deliver innovative solutions that meet the evolving needs of our customers. **Responsibilities** - Own and be...


  • Singapore CANAAN CREATIVE GLOBAL PTE. LTD. Full time

    Responsibilities: Contribute to IP selection and architecture definition; create functional specifications. Perform PPA evaluation and optimization. Develop RTL for functional blocks/units with architectural features and timing constraints, targeting synthesis and APR Support debugging across RTL simulation, gate-level, and post-layout simulations. Conduct...


  • Singapore Canaan Creative Global Pte. Ltd. Full time $120,000 - $180,000 per year

    Responsibilities:Contribute to IP selection and architecture definition; create functional specifications.Perform PPA evaluation and optimization.Develop RTL for functional blocks/units with architectural features and timing constraints, targeting synthesis and APRSupport debugging across RTL simulation, gate-level, and post-layout simulations.Conduct...


  • Singapore OMNIVISION Full time

    Get AI-powered advice on this job and more exclusive features. Direct message the job poster from OMNIVISION Responsibilities Responsible for implementing ISP Algorithm into hardware using Verilog, SystemVerilog, and/or SystemC (High Level Synthesis). Verify logic at ISP level and digital system level. Optimize design for reduced gate count and low power...