RTL Design Verification Engineer
3 days ago
- Develop verification environment and tests to perform Functional (RTL) testing at IP level and SoC Level
- Develop IP level/SoC level test plans based on the design/architectural specs.
- Coverage Analysis and Coding
- Run simulations & regressions, debug test failures to identify test case issues & RTL design issues
- Define and develop block/full chip level verification environment and its components
Required Skills:
- 6 & above years of experience in ASIC Verification and Methodologies
- Good knowledge of System Verilog, SV-OVM/SV-UVM Methodologies
- Good understanding of RTL concepts
- Good understanding of AHB/AXI protocol
- Expertise in PCI-e/ USB/ Ethernet
- Need Experience on protocols MAC, FEC, and Serdes
- Knowledge of Perl/TCL is Must
- Good communication skil
-
Senior Rtl Verification Engineer
3 days ago
Singapore SVENTL ASIA PACIFIC PTE. LTD. Full time**Job Description & Requirements**: - Develop verification environment and tests to perform Functional (RTL) testing at IP level and SoC Level - Develop IP level/SoC level test plans based on the design/architectural specs. - Coverage Analysis and Coding - Run simulations & regressions, debug test failures to identify test case issues & RTL design issues -...
-
Senior Rtl Verification Engineer
3 days ago
Singapore SVENTL ASIA PACIFIC PTE. LTD. Full time**Job Description & Requirements**: - Develop verification environment and tests to perform Functional (RTL) testing at IP level and SoC Level - Develop IP level/SoC level test plans based on the design/architectural specs. - Coverage Analysis and Coding - Run simulations & regressions, debug test failures to identify test case issues & RTL design issues -...
-
Rtl Design Engineer
2 weeks ago
Singapore AAC TECHNOLOGIES PTE. LTD. Full timeJOB DESCRIPTION: - Mixed-signal subsystem design from design implementation to final delivery for chip-level integration - Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements - Ensure all required documentation are prepared according to the quality standards - RTL logic design...
-
Senior RTL Design Engineer
1 week ago
Singapore AAC Technologies Full timeJOB DESCRIPTION Mixed-signal subsystem design from design implementation to final delivery for chip-level integration Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements Ensure all required documentation are prepared according to the quality standards RTL logic design of modules...
-
Verification Engineer
2 days ago
Singapore CHIPGLOBE ASIA PACIFIC PTE. LTD. Full timeJOB DESCRIPTION: - Perform with various activities on RTL design implementation and verification at SoC level. - Responsible for RTL coding, logical synthesis, functional test plan, test bench development, RTL and gate-level simulation/verification, code coverage, formal verification, test vector generation and design documentation. - Work and provide high...
-
RTL Engineer
3 days ago
Singapore NUWAY CFR PTE. LTD. Full time $90,000 - $120,000 per yearOne of our Semiconductor IC Design company is building their design team in Singapore.Role : RTL EngineerLocation : SingaporeExperience : 3 to 7 yearsTechnical Requirements:o Advanced SystemVerilog and RTL coding skillso Expert knowledge of IP integration methodologieso Experience with ARM CPU subsystem integrationo Understanding of high-speed I/O...
-
Singapore EXASOFT PTE. LTD. Full time $120,000 - $180,000 per yearResponsibilities:Lead mixed-signal subsystem design from implementation through to final delivery for chip-level integration.Perform micro-architectural studies to identify and implement optimal hardware solutions for IP digital blocks in line with product requirements.Develop RTL logic modules using Verilog HDL, including (but not limited to) power and...
-
Design Verification Manager
6 days ago
Singapore OMNIVISION Full timeResponsibilities Be in-charge of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. Conduct thorough test plan reviews systematically...
-
FE/RTL Designer
1 week ago
Singapore Bitdeer Group Full timeAbout Bitdeer Bitdeer Technologies Group (Nasdaq: BTDR) is a world-leading technology company for Bitcoin mining. Bitdeer is committed to providing comprehensive computing solutions for its customers. The Company handles complex processes involved in computing such as equipment procurement, transport logistics, datacenter design and construction, equipment...
-
Singapore Realtek Full timeResponsibilities Responsibility for test plans, testbench documentation and implementation. Use SystemVerilog language, SVA and UVM methodology for block level verification. Debug tests with design engineers to deliver functionally correct design blocks. Close coverage measures to identify verification holes and show progress towards tape‑out. Write...