
FE/RTL Designer
2 days ago
About Bitdeer Bitdeer Technologies Group (Nasdaq: BTDR) is a world-leading technology company for Bitcoin mining. Bitdeer is committed to providing comprehensive computing solutions for its customers. The Company handles complex processes involved in computing such as equipment procurement, transport logistics, datacenter design and construction, equipment management, and daily operations. The Company also offers advanced cloud capabilities to customers with high demand for artificial intelligence. Headquartered in Singapore, Bitdeer has deployed datacenters in the United States, Norway, and Bhutan. What you will be responsible for Implement Verilog RTL for various sections of the NPU/CPU/NoC core pipeline and related logic. Work with hardware and software engineers to define high-level architecture and microarchitecture of next-generation high-performance cores. Support synthesis, timing closure, power reduction, and floorplanning efforts to optimize performance and efficiency. Contribute to design verification and assist in debugging issues across pre-silicon and post-silicon stages. How you will stand out Master’s degree (preferred) or Bachelor’s degree in Electrical Engineering, Computer Engineering, or Computer Science, with a focus on computer architecture Verilog RTL development experience with industry-standard tools in a NPU/CPU, SoC, or ASIC environment. Strong understanding of NPU/CPU architecture and logic design. Familiarity with power-saving techniques and microarchitecture development. Awareness of synthesis, place & route (P&R), and timing closure concepts. Strong problem-solving and debugging skills. Background in ASIC implementation, particularly synthesis flow and static timing analysis. Knowledge of Design-for-Test (DFT) and Design-for-Debug (DFD) techniques. Experience with clocking, reset sequences, power-up sequences, and power management. Exposure to physical design and verification methods. Familiarity with x86 or ARM ISA. Comfort with scripting languages (Perl, Shell, TCL) to automate design tasks. What you will experience working with us A culture that values authenticity and diversity of thoughts and backgrounds; An inclusive and respectable environment with open workspaces and exciting start-up spirit; Fast-growing company with the chance to network with industrial pioneers and enthusiasts;Ability to contribute directly and make an impact on the future of the digital asset industry; Involvement in new projects, developing processes/systems; Personal accountability, autonomy, fast growth, and learning opportunities; Attractive welfare benefits and developmental opportunities such as training and mentoring. Bitdeer is committed to providing equal employment opportunities in accordance with country, state, and local laws. Bitdeer does not discriminate against employees or applicants based on conditions such as race, colour, gender identity and/or expression, sexual orientation, marital and/or parental status, religion, political opinion, nationality, ethnic background or social origin, social status, disability, age, indigenous status, and union. #J-18808-Ljbffr
-
Senior RTL Design Engineer
2 weeks ago
Singapore CANAAN CREATIVE GLOBAL PTE. LTD. Full timeResponsibilities: Contribute to IP selection and architecture definition; create functional specifications. Perform PPA evaluation and optimization. Develop RTL for functional blocks/units with architectural features and timing constraints, targeting synthesis and APR Support debugging across RTL simulation, gate-level, and post-layout simulations. Conduct...
-
Senior RTL Design Engineer
1 week ago
Singapore CANAAN CREATIVE GLOBAL PTE. LTD. Full timeResponsibilities Contribute to IP selection and architecture definition; create functional specifications. Perform PPA evaluation and optimization. Develop RTL for functional blocks/units with architectural features and timing constraints, targeting synthesis and APR Support debugging across RTL simulation, gate-level, and post-layout simulations. Conduct...
-
RTL Designer
2 weeks ago
Singapore CURIOUS TEK PTE. LTD. Full timeJob Responsibilities: Perform IC design development of SerDes IP products Perform Logic Synthesis, Static Timing Analysis Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with Physical designer and RTL designer to achieve timing closure Work with test team in debugging production test issues Help debug & correct any functional...
-
RTL Designer
2 weeks ago
Singapore CURIOUS TEK PTE. LTD. Full timeJob Responsibilities: Perform IC design development of SerDes IP products Perform Logic Synthesis, Static Timing Analysis Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with Physical designer and RTL designer to achieve timing closure Work with test team in debugging production test issues Help debug & correct any...
-
Rtl Design Engineer
6 days ago
Singapore AAC TECHNOLOGIES PTE. LTD. Full timeJOB DESCRIPTION: - Mixed-signal subsystem design from design implementation to final delivery for chip-level integration - Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements - Ensure all required documentation are prepared according to the quality standards - RTL logic design...
-
Senior RTL Design Engineer
4 days ago
Singapore AAC Technologies Full timeJOB DESCRIPTION Mixed-signal subsystem design from design implementation to final delivery for chip-level integration Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements Ensure all required documentation are prepared according to the quality standards RTL logic design of modules...
-
(Sr.) ISP RTL Design Manager
1 week ago
Singapore OMNIVISION Full timeJoin to apply for the (Sr.) ISP RTL Design Manager role at OMNIVISION . Get AI-powered advice on this job and more exclusive features. Responsibilities: Implement ISP Algorithm into hardware using Verilog, SystemVerilog, and/or SystemC (High Level Synthesis). Define ISP hardware architecture based on product features and performance requirements, including...
-
ISP RTL Design Engineer
2 weeks ago
Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeResponsibilities Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)Verify Logic at ISP level and Digital System level Optimize Design for less gate count and low power consumption Drive ISP Design activities in close collaboration with ISP Algorithm Team Requirements Minimum MSEE, or BSEE, or...
-
RTL Design Engineer
4 days ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities: Lead RTL design, simulation, and verification for company ASIC/SoC products, ensuring robustness. Integrate and validate IP blocks for seamless system functionality. Analyze requirements for Power, Performance, and Area (PPA), optimizing design trade-offs. Collaborate with backend team in RTL coding, implementation, and synthesis for...
-
RTL Design Engineer
6 days ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities: Lead RTL design, simulation, and verification for company ASIC/SoC products, ensuring robustness. Integrate and validate IP blocks for seamless system functionality. Analyze requirements for Power, Performance, and Area (PPA), optimizing design trade-offs. Collaborate with backend team in RTL coding, implementation, and synthesis for...