
Design Verification Manager
5 days ago
Responsibilities
Be in-charge of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification.
Conduct thorough test plan reviews systematically and execute the plan on-time with high quality.
Achieve zero-defect with the best and smartest approach to the large verification space.
Qualifications
Strong knowledge of SoC design principles, including IP block integration and system-level verification
Experience with test plan development, execution, and analysis
Familiarity with EDA tools and development flows for ASIC verification
Highly disciplined, quality-minded, and highly driven for excellence.
Excellent team leader and good communication skills.
Strong expertise in UVM verification methodology.
Experience in C and/or a scripting language such as python or perl.
MSEE/BSEE in Electrical Engineering or Computer Engineering, with at least 10 years of relevant experience.
Experience in RTL design is a plus.
Experience in video processing and video analytics is a plus.
Passionate and strong in general programming is a plus.
Job Details
Seniority level: Not Applicable
Employment type: Full-time
Job function: Engineering, Design, and Management
Industries: Semiconductor Manufacturing
#J-18808-Ljbffr
-
Design Verification Manager
1 week ago
Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeAbout the job Design Verification Manager Description As a Design Verification Manager, you are expected to carry out the following responsibilities. Be in-charge of a passionate verification team that is constantly pushing the limits developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++...
-
Design Verification Lead
4 weeks ago
Singapore NUWAY CFR PTE. LTD. Full timeRoles & ResponsibilitiesOne of our US Global Semiconductor IC design is growing their design teams in Singapore.Role : Design Verification Lead (DV)Location : SingaporeExperience : 10+ years· Technical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC verification...
-
Design Verification Engineer
4 weeks ago
Singapore NUWAY CFR PTE. LTD. Full timeRoles & ResponsibilitiesOne of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years. · Technical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC...
-
Design Verification Lead
2 days ago
Singapore NUWAY CFR PTE. LTD. Full time $13,200 - $39,600 per yearOne of our US Global Semiconductor IC design is growing their design teams in Singapore.Role : Design Verification Lead (DV)Location : SingaporeExperience : 10+ yearsTechnical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC verification strategieso Knowledge of...
-
Design Verification Engineer
2 days ago
Singapore NUWAY CFR PTE. LTD. Full time $90,000 - $120,000 per yearOne of our US Global Semiconductor IC design is growing their design teams in Singapore.Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years.Technical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC verification strategieso...
-
Design Verification Engineer
2 weeks ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random and...
-
Design Verification Engineer
1 week ago
Singapore BITSILICA PTE. LTD. Full time**Design Verification Engineer** Experience : 4+ Years Salary Range :SGD 6500-8500 **Skills Required**: FPGA SoC Verification Skills ASIC SoC Verification Skills System Verilog and UVM Skills Automation Skills. IP Verification Skills Low power UPF based verification skills **Technical Expertise** Languages :Verilog, System Verilog, C,...
-
Design Verification Engineer
3 weeks ago
Singapore OMNIVISION Full timeDescription: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
Design Verification Engineer
2 days ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time**This will be a permanent position based in Jurong East **Scope of Work** - Produce detailed module level and SoC level testplans - Create ASIC verification environment (stimulus, checkers, assertions, monitors and scoreboards). - Produce directed and constrain-random verification functional tests - Run simulation using EDA tools to verify functional spec...
-
Senior Design Verification Engineer
1 week ago
Singapore GMP Group Full timePerform design verification & validation of new products for medical and other mission-critical systems - Analyze the products and design specifications to create reliable and thorough verification procedures to determine if the products’ functionality work as intended with all the verification results clearly documented within the official verification...