Software Engineer(VLSI Design, RTL programming, Synthesis, power analysis)

2 days ago


Singapore EXASOFT PTE. LTD. Full time $120,000 - $180,000 per year

Responsibilities:

  • Lead mixed-signal subsystem design from implementation through to final delivery for chip-level integration.
  • Perform micro-architectural studies to identify and implement optimal hardware solutions for IP digital blocks in line with product requirements.
  • Develop RTL logic modules using Verilog HDL, including (but not limited to) power and clock management units, IP subsystems, high-speed digital design, analog/digital interfaces, accelerators, and filters.
  • Ensure all required design and process documentation is prepared and maintained according to established quality standards.
  • Conduct and facilitate design and verification reviews with technical teams across the project lifecycle.
  • Perform logic synthesis, timing closure, and power analysis to optimize RTL designs for performance and efficiency.
  • Execute pre-silicon verification using multiple methodologies, such as:
  • Constrained-random verification with UVM test benches at block, subsystem, and chip level
  • SPICE co-simulation for mixed-signal validation
    FPGA-based emulation for system-level testing.

Requirements:

  • Engineering Degree in relevant field.
  • Hands-on experience in RTL design and verification.
  • Minimum 6 Years of experience,strong background in VLSI design, including RTL programming, logic synthesis, timing/power optimization, and pre-silicon verification methodologies.
  • Familiarity with industry-standard EDA tools, simulation environments, and design/verification best practices.


  • Singapore EXASOFT PTE. LTD. Full time

    **Responsibilities**: - Lead mixed-signal subsystem design from implementation through to final delivery for chip-level integration. - Perform micro-architectural studies to identify and implement optimal hardware solutions for IP digital blocks in line with product requirements. - Develop RTL logic modules using Verilog HDL, including (but not limited to)...


  • Singapore EXASOFT PTE. LTD. Full time

    Responsibilities: Lead mixed-signal subsystem design from implementation through to final delivery for chip-level integration. Perform micro-architectural studies to identify and implement optimal hardware solutions for IP digital blocks in line with product requirements. Develop RTL logic modules using Verilog HDL, including (but not limited to) power...

  • Design Engineer

    4 weeks ago


    Singapore EXASOFT PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities:Take mixed-signal subsystem design from design implementation to final delivery for chip-level integration Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements Ensure all required documentation are prepared according to the quality...

  • RTL Engineer

    4 weeks ago


    Singapore NUWAY CFR PTE. LTD. Full time

    Roles & ResponsibilitiesOne of our Semiconductor IC Design company is building their design team in Singapore. Role : RTL Engineer Location : Singapore Experience : 3 to 7 years· Technical Requirements:o Advanced SystemVerilog and RTL coding skillso Expert knowledge of IP integration methodologieso Experience with ARM CPU subsystem integrationo...

  • RTL Lead

    4 weeks ago


    Singapore NUWAY CFR PTE. LTD. Full time

    Roles & ResponsibilitiesOne of our Global Semiconductor IC Design client is expanding their design teams in Singapore. Role : RTL LeadLocation : SingaporeExperience : 10+ years· Technical Requirements:o Advanced SystemVerilog and RTL coding skillso Expert knowledge of IP integration methodologieso Experience with ARM CPU subsystem integrationo...


  • Singapore ByteDance Full time

    **Synthesis & STA Engineer - Singapore** - Singapore Regular - R&D - Hardware Job ID: A165242 **Responsibilities** Team Introduction The Silicon Platform Team acts as the core R&D middleware group for chip development within the company. The team covers the full spectrum of the chip design flow, including Logic Synthesis, Design for Testability (DFT),...

  • RTL Design Engineer

    3 weeks ago


    Singapore AAC TECHNOLOGIES PTE. LTD. Full time

    Roles & ResponsibilitiesJOB DESCRIPTION :• Mixed-signal subsystem design from design implementation to final delivery for chip-level integration• Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements• Ensure all required documentation are prepared according to the quality...


  • Singapore 聯發科技 Full time

    (What you will do) - Implementing ARM based CPU on latest smartphone products. - Completing IC Design VLSI flow from RTL to GDSII (Synthesis, Floorplan, Automated Place & Route, Physical Verification) - Performing Static Timing Analysis (STA) on CPU design, modeling on On-Chip Process Variation. #LI-WC1 (Are you the right Talent?) - Bachelor, Master, PhD...


  • Singapore 聯發科技 Full time $150,000 - $200,000 per year

    [What you will do] - Implementing ARM based CPU on latest smartphone products. - Completing IC Design VLSI flow from RTL to GDSII (Synthesis, Floorplan, Automated Place & Route, Physical Verification) - Performing Static Timing Analysis (STA) on CPU design, modeling on On-Chip Process Variation. #LI-WC1[Are you the right Talent?] - Bachelor, Master, PhD...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Responsibilities Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis) Verify Logic at ISP level and Digital System level Optimize Design for less gate count and low power consumption Drive ISP Design activities in close collaboration with ISP Algorithm Team Requirements Minimum MSEE, or...