IC Design Engineer

1 day ago

Singapore Silicon Labs Full time $120,000 - $180,000 per year

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at 

What we're looking for:

We are seeking a highly skilled Design Engineer to join our Silicon Engineering team. This role involves driving the design, implementation, and optimization of cutting-edge SoCs through advanced physical design methodologies. The ideal candidate will have deep expertise in synthesis, floorplanning, place-and-route, timing closure, power/performance optimization, and sign-off flows.

Skills you'll need:

  • Execute the end-to-end physical design flow for complex SoCs and IP blocks (from RTL handoff to GDSII).

  • Define and drive floorplanning, clock-tree synthesis (CTS), placement, routing, and timing closure strategies.

  • Own and optimize power, performance, and area (PPA) metrics for assigned designs.

  • Manage design constraints, synthesis strategies, and sign-off criteria (timing, IR drop, EM, DRC/LVS).

  • Collaborate with front-end RTL, DFT, verification, and packaging teams to ensure seamless integration.

  • Drive EDA tool flow automation and methodology enhancements for improved efficiency and scalability.

  • Mentor and guide junior engineers, fostering technical growth and design excellence.

  • Work closely with foundries and vendors on process technology bring-up, PDK updates, and tape-out readiness.

Education and/or Experience:

  • Bachelor's or Master's degree in Electrical Engineering, VLSI, or related field.

  • 4+ years of experience in ASIC physical design

  • Hands-on expertise in EDA tools: Synopsys (ICC2, Fusion Compiler, PrimeTime),

  • Cadence (Innovus, Tempus), or equivalent.

  • Strong background in timing analysis, low-power methodologies, and ECO

  • flows.

  • Solid understanding of architecture-to-GDSII flows and sign-off requirements.

  • Experience with chip-level integration and hierarchical design methodologies.

  • Knowledge of low-power design techniques (UPF/CPF, power gating, DVFS).

  • Familiarity with DFT, STA, and physical verification methodologies.

  • Exposure to multi-clock, multi-voltage, and multi-domain designs

  • Excellent problem-solving and communication skills.

Benefits & Perks:

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

  • Employee Stock Purchase Program (ESPP)

  • Medical and dental insurance coverage including spouse and child(ren)

  • Bi yearly health screening and flu vaccination

  • Office location is above Tai Seng MRT station

#LI-Hybrid

#LI-DK1

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

  • Analog IC Designer

    2 weeks ago

    Singapore ZERO-ERROR SYSTEMS PTE. LTD. Full time

    Overview About the Role Zero-Error Systems (ZES) is currently seeking a Junior Analog Integrated Circuit (IC) Designer to join our team and help us revolutionize the industry. The Analog IC Designer will work with the team on different analog IC designs for various applications including commercial, automotive and space. Responsibilities Development of...

  • Analog IC Designer

    1 week ago

    Singapore Zero-Error Systems Full time

    About the Role Zero-Error Systems (ZES) is currently seeking a Junior Analog Integrated Circuit (IC) Designer to join our team and help us revolutionize the industry. The Analog IC Designer will work with the team on different analog IC designs for various applications including commercial, automotive and space. Key Responsibilities Development of Analog ICs...

  • IC Design Layout Engineer

    4 days ago

    Singapore Ultra-Wireless Pte Ltd Full time

    Description Responsibilities Develop analog and RF IC layouts (e.g., amplifiers, oscillators) Perform DRC and LVS verification to meet foundry requirements. Collaborate with design engineers to align layouts with schematics. Support tape-out processes and maintain documentation Qualifications Experience: 2+ years in analog and RF IC layout design. Technical...

  • IC Design Layout Engineer

    1 week ago

    Singapore Ultra-Wireless Pte Ltd Full time

    Responsibilities Develop analog and RF IC layouts (e.g., amplifiers, oscillators)Perform DRC and LVS verification to meet foundry requirements. Collaborate with design engineers to align layouts with schematics. Support tape-out processes and maintain documentation Qualifications Experience: 2+ years in analog and RF IC layout design. Technical Skills:...

  • IC Design Engineer

    1 week ago

    Singapore HKM HR Management Pte Ltd Full time

    Responsibilities Collaborate with Senior Engineers for design requirements and specifications. Assist in Analog , mixed-signal , and digital IC design . Participate in RTL coding and verification for digital ICs. Support design verification tasks. Conduct circuit simulations and analysis using Cadence, Synopsys, and Mentor Graphics tools . Assist layout...

  • Analog Ic Design Engineer

    1 week ago

    Singapore HALO MICROELECTRONICS (SINGAPORE) PTE. LTD. Full time

    As an Analog IC Designer, you will be part of teh Singapore IC Design Team to design the state-of the art Power Management IC, such as battery chargers and DC-DC switching rgulators, for consumer products, including cellular phones, laptop computers, power banks, SSD and other Li-ion battery powered devices. You will be involved in system-level and...

  • IC Design Engineer

    2 weeks ago

    Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities Collaborate with Senior Engineers for design requirements and specifications. Assist in Analog , mixed-signal , and digital IC design . Participate in RTL coding and verification for digital ICs. Support design verification tasks. Conduct circuit simulations and analysis using Cadence, Synopsys, and Mentor Graphics tools . Assist layout...

  • Senior Engineer

    2 weeks ago

    Singapore FUTURE TECHNOLOGY DEVICES INTERNATIONAL LIMITED Singapore Branch Full time

    Overview Digital IC Design Verification Responsibilities Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional issues found in taped-out...

  • Senior/staff Mixed-signal Ic Design Engineer

    2 weeks ago

    Singapore AAC TECHNOLOGIES PTE. LTD. Full time

    **Responsibilities**: - The Mixed-Signal IC (MEMS Interface) Design Engineer will be responsible for the design and development of capacitive and/or piezoelectric MEMS interface ASICs, including the required amplifiers, ADCs, filters and control logic, with characteristic high impedance inputs, ultra low power, low noise circuits etc. - The responsibility...

  • Sr/ IC Design Engineer

    3 days ago

    Singapore ETHOS TECH ONE PTE. LTD. Full time

    Overview Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests for DUT...