Senior Physical Design Engineer
4 days ago
Job Responsibilities:
- Strategize and Lead Low-Power Design Initiatives:
Define and execute strategies for achieving low-power, high-performance physical design. Lead the development of innovative workflows and methodologies to minimize power consumption while ensuring design reliability and scalability. - Oversee Full-Chip Floor Planning and Routing:
Provide technical leadership in full-chip floor planning and place-and-route activities. Optimize chip area, performance, and power metrics, while mentoring junior engineers in advanced methodologies. - Architect Power Distribution Networks:
Design and validate robust power networks to meet demanding performance criteria. Conduct power integrity analysis to address IR drop, noise, and power grid optimization, ensuring alignment with low-power objectives. - Drive Timing Closure and Integrity Signoff:
Lead timing closure efforts across cross-functional teams. Address complex timing violations, optimize critical paths, and ensure successful power and signal integrity signoff for final design verification. - Champion Physical Verification Processes:
Oversee DRC and LVS verification, resolving escalated issues and ensuring designs comply with layout and manufacturing rules. Guide the team through pre-tape-out readiness. - Facilitate Cross-Team Collaboration:
Act as a key liaison among RTL, analog, and verification teams. Drive alignment between physical design and overall architecture while addressing challenges and providing technical guidance to stakeholders. - Promote Continuous Improvement:
Champion the adoption of emerging tools, techniques, and methodologies. Drive workflow innovations to enhance efficiency, scalability, and quality of low-power physical design.
Requirements:
- Educational Background:
Bachelor’s degree in Electronics, Computer Science, Electrical Engineering, or a related field. Master’s or Ph.D. preferred. - Experience:
10+ years in physical design with expertise in high-performance, low-power semiconductor technologies (12nm and below). Proven tape-out success and leadership experience are essential. - Advanced Technical Expertise:
Deep expertise in full-chip floor planning, place-and-route, and physical verification (DRC and LVS). Advanced knowledge of power network architecture, IR drop, and noise analysis. Strong proficiency with timing closure processes and STA tools like PrimeTime. - Software and Tools Proficiency:
Extensive experience with industry-standard tools such as Synopsys IC Compiler, Cadence Innovus, and scripting languages like Perl, TCL, and Python. - Place-and-Route Leadership:
Expert-level experience in advanced place-and-route strategies for performance and power optimization. - Leadership and Mentorship:
Proven ability to lead teams, mentor junior engineers, and manage cross-disciplinary collaboration in a fast-paced environment. - Preferred Expertise:
Experience in deep sub-micron technologies (7nm, 5nm, etc.), multi-voltage designs, advanced low-power techniques, and design-for-manufacturing (DFM). Familiarity with emerging semiconductor trends is a strong advantage.
Tell employers what skills you have
Perl
Signal Integrity
Timing Closure
Architect
Scripting
LVS
Routing
Mentorship
DRC
Power Distribution
Python
Cadence
IC
Physical Design
Electrical Engineering
Layout
-
Senior Physical Design Engineer
5 months ago
Singapore MANPOWER STAFFING SERVICES (SINGAPORE) PTE LTD Full timeRoles & ResponsibilitiesPosition Overview: We are seeking a skilled Senior Physical Design Engineer to join our team. As a Senior Physical Design Engineer, you will be responsible for the entire process from RTL to GDS, ensuring the successful implementation of complex semiconductor chips. You will focus on block-level timing closure, formal checks, low...
-
Senior Physical Design Engineer
4 days ago
Singapore BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesPosition Overview:We are seeking a skilled Senior Physical Design Engineer to join our team. As a Senior Physical Design Engineer, you will be responsible for the entire process from RTL to GDS, ensuring the successful implementation of complex semiconductor chips. You will focus on block-level timing closure, formal checks, low power...
-
Senior Physical Design Engineer
2 months ago
Singapore JONDAVIDSON PTE. LTD. Full timeJob Description:We are seeking a skilled Senior Physical Design Engineer to join our team at JONDAVIDSON PTE. LTD. As a key member of our digital backend design team, you will be responsible for completing the chip floorplan, clock architecture, and power plan. Your tasks will include physical design from Netlist to GDS2, including P&R, formal verification,...
-
Senior Physical Design Engineer
2 weeks ago
Singapore MANPOWER STAFFING SERVICES (SINGAPORE) PTE LTD Full timeJob SummaryMANPOWER STAFFING SERVICES (SINGAPORE) PTE LTD seeks a Senior Physical Design Engineer to lead the physical design process for complex semiconductor chips. As a key member of our team, you will be responsible for the entire process from RTL to GDS, ensuring successful implementation of complex semiconductor chips.Key Responsibilities:Lead the...
-
Physical Design Engineer
4 days ago
Singapore UNI CONNECT PTE LTD Full timeRoles & ResponsibilitiesResponsibilities: Fully responsible for Netlist-to-GDS physical design implementation of low power chipsRequirements: Bachelor/Masters Degree in Electrical/Computer Engineering Experience in physical design with tape-outs Knowledge of complete Netlist-to-GDS flow, Synopsys/Cadence tools like ICC or Encounter Good in script...
-
Physical Design Engineer
1 week ago
Singapore UNI CONNECT PTE LTD Full timeRoles & ResponsibilitiesResponsibilities: Fully responsible for Netlist-to-GDS physical design implementation of low power chipsRequirements: Bachelor/Masters Degree in Electrical/Computer Engineering Experience in physical design with tape-outs Knowledge of complete Netlist-to-GDS flow, Synopsys/Cadence tools like ICC or Encounter Good in script...
-
Senior physical design engineer
4 weeks ago
Singapore This Is An IT Support Group Full timeWe are working with a design company, and as part of their continued growth, Node Flair has been engaged to search for a Senior Physical Design Engineer (Backend) to join their Singapore team.The package is competitive at SGD 84k - 126k / year (excluding bonus).Job Description:Collaborate with the front-end team to finalize chip floorplan, clock...
-
Senior physical design engineer
1 month ago
Singapore NodeFlair Full timeWe are working with a design company, and as part of their continued growth, Node Flair has been engaged to search for Senior Physical Design Engineer (Backend) to join their Singapore team. The package is competitive at SGD 84k - 126k / year (excluding bonus). Job Description: Collaborate with the front-end team to finalize chip floorplan, clock...
-
Senior Design Engineer
2 weeks ago
Singapore ESPRESSIF SYSTEMS (SINGAPORE) PTE. LTD. Full timeAbout the RoleWe are seeking an experienced Senior Physical Design Engineer to join our team at ESPRESSIF SYSTEMS (SINGAPORE) PTE. LTD. in Singapore.Key ResponsibilitiesDesign and implement Physical IP for Full chip/Blocks, covering Floor planning, Placement, Area Optimization, Clock tree synthesis, Placement optimizations, Routing, Timing Closure, power...
-
Senior Physical Design Engineer
2 months ago
Singapore NodeFlair Full timeWe are working with a design company, and as part of their continued growth, NodeFlair has been engaged to search for a Senior Physical Design Engineer (Backend) to contribute to their Singapore team.The compensation package is competitive at SGD 84k - 126k / year (excluding bonus).Key Responsibilities:Collaborate with the front-end team to finalize chip...
-
Senior staff physical design engineer
2 weeks ago
Singapore Marvell Technology Full timeSenior Staff Physical Design Engineer Senior Staff Physical Design Engineer Apply locations Singapore time type Full time posted on Posted 2 Days Ago job requisition id 2402478 About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive,...
-
Senior Physical Design Engineer
4 days ago
Singapore ESPRESSIF SYSTEMS (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesJob responsibilities1. Responsible for Physical Design for Full chip/Blocks covering Floor planning, Placement, Area Optimization, Clock tree synthesis, Placement optimizations, Routing, Timing Closure, power network design, Voltage drop analysis, RC extraction, etc.2. Be a highly-valued member of our start-up like team through...
-
Senior Physical Design Engineer
2 weeks ago
Singapore ESPRESSIF SYSTEMS (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesJob responsibilities1. Responsible for Physical Design for Full chip/Blocks covering Floor planning, Placement, Area Optimization, Clock tree synthesis, Placement optimizations, Routing, Timing Closure, power network design, Voltage drop analysis, RC extraction, etc.2. Be a highly-valued member of our start-up like team through...
-
Physical Design Engineer
4 days ago
Singapore BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesPosition Overview:We are seeking a skilled Physical Design Engineer to join our team. As a Physical Design Engineer, you will be responsible for the entire process from RTL to GDS, ensuring the successful implementation of complex semiconductor chips. You will focus on block-level timing closure, formal checks, low power checks, power...
-
Physical Design Engineer
6 days ago
Singapore BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesPosition Overview:We are seeking a skilled Physical Design Engineer to join our team. As a Physical Design Engineer, you will be responsible for the entire process from RTL to GDS, ensuring the successful implementation of complex semiconductor chips. You will focus on block-level timing closure, formal checks, low power checks, power...
-
Senior Staff Physical Design Engineer
2 weeks ago
Singapore Marvell Technology Full timeSenior Staff Physical Design Engineer Senior Staff Physical Design Engineer Apply locations Singapore time type Full time posted on Posted 2 Days Ago job requisition id 2402478About Marvell Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive,...
-
NodeFlair | Senior Physical Design Engineer
3 days ago
Singapore NodeFlair Full timeWe are working with a design company, and as part of their continued growth, NodeFlair has been engaged to search for Senior Physical Design Engineer (Backend) to join their Singapore team. The package is competitive at SGD 84k - 126k / year (excluding bonus). Job Description: Collaborate with the front-end team to finalize chip floorplan, clock...
-
Physical Design Engineer
4 days ago
Singapore JONDAVIDSON PTE. LTD. Full timeRoles & ResponsibilitiesPhysical Design Engineer (Digital IC)Job Description:1. Works with the senior physical design team to complete the chip floorplan , clock architecture, and powerplan .2. Involved in one or more physical design tasks from the Netlist to the GDSII, including P&R, formal verification, static timing analysis, physical verification,...
-
Physical Design Engineer
2 weeks ago
Singapore JONDAVIDSON PTE. LTD. Full timeRoles & ResponsibilitiesPhysical Design Engineer (Digital IC)Job Description:1. Works with the senior physical design team to complete the chip floorplan , clock architecture, and powerplan .2. Involved in one or more physical design tasks from the Netlist to the GDSII, including P&R, formal verification, static timing analysis, physical verification,...
-
Senior ASIC Physical Design Expert
2 weeks ago
Singapore AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED Full timeJob Description:We are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED.Key Responsibilities:Design and implement complex digital circuits in 7nm/5nm/3nm/2nm process technologies using commercial and in-house EDA tools (e.g. Synopsys, Cadence, Siemens).Develop full...