Current jobs related to Senior (Staff ) Physical Design/IC Backend Design Engineer - Singapore - LEADTOP TECHNOLOGY PTE. LTD.
-
Singapore Anradus Full timeIC Design Engineer/ IC Physical Design Engineer #74185Job DescriptionIndustry/ Organization Type: SemiconductorPosition Title: IC Design Engineer/ IC Physical Design EngineerWorking Location: Jurong East (close to Jurong East MRT)Working Hours: Monday – Friday, 9am – 6pmSalary Package: Basic + AWS + Performance BonusDuration: PermanentKey...
-
Physical Design Engineer
2 weeks ago
Singapore JONDAVIDSON PTE. LTD. Full timeRoles & ResponsibilitiesJob role:1. Works with the front-end design team to complete the chip floorplan , clockarchitecture, and powerplan .2. Takes charge of the physical design tasks from the Netlist to the GDS2, including P&R, formal verification, static timing analysis, physical verification, power analysis, design for reliability (DFR) and tapeout.3....
-
Physical Design Engineer
4 weeks ago
Singapore MIEUX PTE. LTD. Full timeRoles & ResponsibilitiesJob Description: IC physical design of 6nm/4nm/3nm and below world leading advanced process chip, from RTL to GDS. Block/Macro execution role for Synthesis/APR/PV tasks, solving the critical issue and give the solution to other block owners. TOP role for the complicated hierarchical chip (more than 20 million instances plus 1000+...
-
Physical Design Engineer
4 weeks ago
Singapore MIEUX PTE. LTD. Full timeRoles & ResponsibilitiesJob Description: IC physical design of 6nm/4nm/3nm and below world leading advanced process chip, from RTL to GDS. Block/Macro execution role for Synthesis/APR/PV tasks, solving the critical issue and give the solution to other block owners. TOP role for the complicated hierarchical chip (more than 20 million instances plus 1000+...
-
Sr/ IC Design Engineer
3 weeks ago
Singapore ETHOS TECH ONE PTE. LTD. Full timeRoles & ResponsibilitiesJob DescriptionDesign and Develop ICs using leading EDA software; work on RTL to GDS, including synthesis, layout, floor planning, placement, clock tree insertion and routing. Responsible for GDS validation like DRC/LVS, timing closure sign-off, scan, validation etc. Design, implement and maintain synthesis, DFT and Static Timing...
-
IC Physical Design Engineer
3 days ago
Singapore MEDIATEK SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesJob DescriptionWorking on 6nm and below advanced process project APR and Timing/PI sign-off Take the TOP and PM role for the complicated hierarchical chip (more than 20M inst plus 500+ macros) Take the Block or Block coordinator role for complex blocks Do early prediction for critical APR/Timing/PI issuesJob...
-
Senior Physical Design Engineer
2 weeks ago
Singapore BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesPosition Overview:We are seeking a skilled Senior Physical Design Engineer to join our team. As a Senior Physical Design Engineer, you will be responsible for the entire process from RTL to GDS, ensuring the successful implementation of complex semiconductor chips. You will focus on block-level timing closure, formal checks, low power...
-
Analog Physical Design Engineer
4 days ago
Singapore AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED Full timeRoles & ResponsibilitiesJob DescriptionWe have an exciting position in the explosive growth area of Data Center Enterprise Storage. In this role you will be responsible for developing the most advanced semiconductor devices to support stringent high capacity storage needs across all the top tier service providers. Our IC R&D team is looking for an...
-
Analog Physical Design Engineer
1 week ago
Singapore AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED Full timeRoles & ResponsibilitiesWe have an exciting position in the explosive growth area of Data Center Enterprise Storage. In this role you will be responsible fordeveloping the most advanced semiconductor devices to support stringent high capacity storage needs across all the top tier serviceproviders. Our IC R&D team is looking for an experienced physical design...
-
IC Design Engineer #74185
3 weeks ago
Singapore ANRADUS PTE. LTD. Full timeRoles & ResponsibilitiesJob Description Industry/ Organization Type: Semiconductor Position Title: IC Design Engineer/ IC Physical Design Engineer Working Location: Jurong East (close to Jurong East MRT) Working Hours: Monday – Friday, 9am – 6pm Salary Package: Basic + AWS + Performance Bonus Duration: PermanentKey Responsibilities Develop analog...
-
IC Design Engineer #74185
3 weeks ago
Singapore ANRADUS PTE. LTD. Full timeRoles & ResponsibilitiesJob DescriptionIndustry/ Organization Type: Semiconductor Position Title: IC Design Engineer/ IC Physical Design Engineer Working Location: Jurong East (close to Jurong East MRT) Working Hours: Monday – Friday, 9am – 6pm Salary Package: Basic + AWS + Performance Bonus Duration: PermanentKey ResponsibilitiesDevelop analog IC...
-
Sr/ IC Design Engineer
3 weeks ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full timeRoles & ResponsibilitiesJob DescriptionDesign and Develop ICs using leading EDA software; work on RTL to GDS, including synthesis, layout, floor planning, placement, clock tree insertion and routing. Responsible for GDS validation like DRC/LVS, timing closure sign-off, scan, validation etc. Design, implement and maintain synthesis, DFT and Static Timing...
-
Physical Design Engineer
3 weeks ago
Singapore CANAAN CREATIVE GLOBAL PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilityResponsible for high-performance block implementation (RTL to GDSII). Perform block level floor planning, power grid implementation, APR placement, timing optimization, CTS and routing. Close the design to meet timing, power budget and area targets. Run physical verification flows (DRC/LVS/EM/IR), and implement fixes...
-
Physical Design Engineer
3 weeks ago
Singapore BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesPosition Overview:We are seeking a skilled Physical Design Engineer to join our team. As a Physical Design Engineer, you will be responsible for the entire process from RTL to GDS, ensuring the successful implementation of complex semiconductor chips. You will focus on block-level timing closure, formal checks, low power checks, power...
-
Senior Physical Design Engineer
4 weeks ago
Singapore ALPSOFT TECHNOLOGIES PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilities: Full responsible for Netlist-to-GDS physical design implementation of 12nm/6nm/4nm and below advanced process chips. Block owner, take block of 2~3 Million instances, working on Synthesis/APR(auto place and route)/Signoff Block coordinator role for more than 5~10 blocks, solving the critical issue and give the...
-
Senior Physical Design Engineer
3 weeks ago
Singapore ALPSOFT TECHNOLOGIES PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilities:Full responsible for Netlist-to-GDS physical design implementation of 12nm/6nm/4nm and below advanced process chips. Block owner, take block of 2~3 Million instances, working on Synthesis/APR(auto place and route)/Signoff Block coordinator role for more than 5~10 blocks, solving the critical issue and give the...
-
Staff/Senior Engineer, ASIC Design
3 weeks ago
Singapore BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesPosition Overview:The Senior/Staff Design Engineer will be responsible for developing micro-architecture for ISP and CV related algorithms, utilizing RTL design using Verilog/System Verilog coding and HLS tools like Catapult. They will analyze metrics such as power, performance, and area to meet key objectives, collaborate with...
-
Back-End IC Engineer
2 weeks ago
Singapore WATT AI PTE. LTD. Full timeRoles & ResponsibilitiesHeadquarter in Singapore, WATT AI PTE LTD (www.wattai.tech) is an innovative high-tech company co-founded by hardware and software experts working on next-gen AI processors (ASICs) and models and GPU cloud from Silicon Valley. It is committed to developing high-performance AI chips and computing clusters that support ultra-large-scale...
-
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeResponsibilities and RequirementsAs a System-on-Chip (SOC) Design Engineer at REALTEK SINGAPORE PRIVATE LIMITED, you will be responsible for designing and developing innovative SOC systems that meet our customers' requirements.Key ResponsibilitiesDesign and develop system-level architectures that meet product requirements.Collaborate with cross-functional...
-
Senior IC Design Expert
4 days ago
Singapore NTU (Nanyang Technology University- Main Office-HR) Full timeWe are seeking a highly skilled Senior IC Design Expert to join our team at Nanyang Technological University (NTU). This esteemed position will be held at the School of Electrical and Electronic Engineering, where you will contribute to our research excellence in integrated circuits and systems.About the RoleThis role is an excellent opportunity for a...
Senior (Staff ) Physical Design/IC Backend Design Engineer
4 weeks ago
- We are a chip design service company invested by an international consortium and founded by a senior chip design technical team.
- The company is headquartered in Singapore and will take root in Singapore for long-term development.
- The company has strong R&D capabilities and its core technical team members all have more than 10 years of experience in chip design.
- We have rich industry experience and deep practical accumulation in ASIC design and business management.
Our office is located in one North and walking distance from MRT.
We Provide competitive salary and compensation package for the right candidate. We are work-life balance and friendly to employees with various benefit.
Job Description:
1. Works with the front-end design team to complete the chip floorplan , clock architecture, and powerplan .
2. Takes charge of the physical design tasks from the Netlist to the GDSII, including P&R, formal verification, static timing analysis, physical verification, power analysis, design for reliability and tapeout.
3. Researches the physical design methodology of advanced process nodes, and builds an automatic physical design platform.
Position Requirements:
1. Holds a bachelor's degree or above in electronic engineering, microelectronics, or computer science.
2. At least 5 years of work experience in the digital backend design field. Hands-on project experience is required. Tapeout experience at advanced technology is prefered.
3. Those with experience in TCL , Perl or Python script development and familiar with EDA tool design will be plus.
4. Strong communication ability, good confidence and self-movitation.
5. Bilingual and with good teamwork spirit.
6. Salary is negotiable for excellent candidates.
Tell employers what skills you have
Perl
Static Timing Analysis
Timing Closure
Floorplanning
TCL
Confidentiality
EDA
Reliability
Good Communication Skills
Python
Cadence
ASIC
IC
Teamwork Skills
Physical Design
Electrical Engineering