Design Verification(Dv) Engineers: 5+ Years
2 weeks ago
**Design Verification(DV) Engineers: 5+ years**:
**Multiple Positions**:
**Preferred Locations**:
**Singapore**:
- Location is not a limiting factor for highly self-motivated and pro-active engineers, who are passionate to build up their career with Marquee.
**- We’re looking for highly motivated, SoC Verification Engineers who are responsible to ensure Right First Time Silicon Success.
Your responsibilities will include but not be limited to:Architectural Development of Complex Pre-Silicon Verification environments for simulation and Emulation platform.
Be able to develop “C” based tests for embedded processor platforms.
Development of Verification and coverage plans.
Rigorously executing Validation Plans to ensure Right First Time Success of our Products.
Work directly with hardware architects, logic designers, IP providers, Physical implementers and Platform validators to influence overall SoC and system design.
Be able to comprehend usual service level agreement features - Power, Performance, Area and Schedule, and accordingly plan the development.
Experience in functional safety, embedded processor, power management, MRAM, coherency, security.
Knowledge of multiple Industry standard protocols -PCIe, NVMe, USB4.0, DDR, AXI, CHI, AHB, MIPI, Displayport, Ethernet
Knowledge of Clocking, Boot/Reset flows.
Experience with System Verilog/UVM SOC development environment is must
Experience with Low power/UPF verification techniques.
Strong background in scripting - PERL, TCL, Python.
Understanding of software and/or hardware validation techniques
Set aggressive goals and meet/beat the commitments.
Flexible enough to work in a dynamic environment and multitask seamlessly.
Ability to work independently and in a team
Guiding and mentoring junior engineers
-
Design Verification Engineer
5 days ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time**This will be a permanent position based in Jurong East **Scope of Work** - Produce detailed module level and SoC level testplans - Create ASIC verification environment (stimulus, checkers, assertions, monitors and scoreboards). - Produce directed and constrain-random verification functional tests - Run simulation using EDA tools to verify functional spec...
-
Design Verification
4 days ago
Singapore, Central Singapore, Uni Connect Full time $120,000 - $180,000 per yearResponsibilitiesYou will be responsible for verifying digital and mixed -signal designs, including systems -on -chip with multiple CPUs, digital signal processors, security hardware, and other logic for IoT applications.Specific responsibilities include:The right candidate will be a self -starter who assumes full ownership of DV tasks and delivers high...
-
Semiconductor Design Verification Engineer
9 hours ago
Singapore Realtek Full timeIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus, checkers,...
-
Semi-Conductor Design Verification Engineer
1 week ago
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...
-
Singapore Realtek Full timeIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus, checkers,...
-
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...
-
Singapore Realtek Full timeIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus, checkers,...
-
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition.• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.• Develop ASIC verification environment including all the respective components such as...
-
SOC/IP Verification Engineer — Dynamic DV
7 days ago
Singapore Realtek Full timeA leading technology company in Singapore is seeking a dedicated engineer for ASIC verification. The ideal candidate will develop detailed test plans, create a robust verification environment, and ensure functional correctness in collaboration with design teams. Candidates should have a Bachelor's/Master's in Electronics/Electrical Engineering and SOC/IP...
-
DV Manager
2 days ago
Science Park, North West, , Singapore Uni Connect Full time $180,000 - $220,000 per yearJob Description: Lead and contribute to a high -performing team responsible for creating state -of -the -art Secure Low Power SoC ARM -based MCU solutions, spanning low -end to high -end performance in a dynamic IC design environment.Responsibilities:Provide technical leadership in developing UVM -based test suites and simulation environments for verifying...
