Semi-Conductor Senior Design Verification Engineer
2 days ago
JOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus, checkers, assertions, monitors and scoreboards. Develop directed and constrain-random verification functional tests and simulate using EDA tools to verify functional spec is working. Execute verification plans, including design bring-up, DV bring-up, regression enabling for all the features. Collaborate with digital design team to debug functional testcases and deliver functionally correct designs. The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment. JOB REQUIREMENTS Bachelor/Masters in Electronics/Electrical Engineering. Level of Expertise: At least 6+ year of SOC/IP verification skills. Strong communication, analytical and documentation skills and ability to interface with other groups. Strong VLSI functional verification experience, preferably with exposure to complex, high speed custom VLSI products. Strong hardware functional verification language and Object-oriental language development skill. Preferred with strong knowledge in System Verilog, UVM, Python (TCL/Perl a plus) Familiar with ASIC verification methodology, tools, and development flow. Preferred Working experience: Ethernet L2/L3 switch/router, SOC, AMBA bus, high-speed IO (USB-2/3/4, PCIe gen2/3/4/5, MIPI CSI-2/DSI-2 and SATA), Flash controller, or CPU peripherals, AMBA bus and SOC system controller. Additional Working experience as plus: Automotive or IOT or Video.
-
Semi-Conductor Design Verification Engineer
2 weeks ago
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition Develop detailed module level and SoC level testplans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...
-
Semi-Conductor Design Verification Engineer
2 weeks ago
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.• Develop ASIC verification environment including all the respective components such as stimulus,...
-
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION: Responsibility for test plans, testbench documentation and implementation. Use SystemVerilog language, SVA and UVM methodology for block level verification. Debug tests with design engineers to deliver functionally correct design blocks. Close coverage measures to identify verification holes and show progress towards tape-out. Write scripts...
-
Semi-Conductor Design Verification Engineer
2 days ago
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...
-
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition.• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.• Develop ASIC verification environment including all the respective components such as...
-
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION · Work on SoC architecture discussion and optimization with architect; SoC integration; system block development, e.g., power management, clock/reset, system register, test control, PinMux, etc; · Work on SoC floorplan with architect and APR; SoC power check; SoC timing constraints and review support; SoC DFT support; SoC verification plan...
-
Semi-Conductor Senior Digital IC Design Engineer
2 weeks ago
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION • Work on SoC architecture discussion and optimization with architect; SoC integration; system block development, e.g., power management, clock/reset, system register, test control, PinMux, etc;• Work on SoC floorplan with architect and APR; SoC power check; SoC timing constraints and review support; SoC DFT support; SoC verification plan...
-
Product Safety Engineer
4 days ago
Singapore ASMPT SEMI Solutions Full timeOverview We are seeking a highly skilled Product Safety Engineer to join our dynamic product development team, specializing in high-precision semiconductor equipment. In this role, you will ensure that our products comply with international safety standards by conducting pre-audit design reviews, collaborating with cross-functional teams, and coordinating...
-
Principal/senior Dft Engineer
1 week ago
Singapore JL SEMI SINGAPORE PTE. LTD. Full timeJL Semi is pushing the boundary of automotive and industry Ethernet technology. Innovations in silicon architecture & design coupled with advance process nodes, our products deliver industry leading performance in range, resilience and power consumption. Located in the heart of Asia's high-tech hubs - Shanghai, Shenzhen and Singapore - we are looking for...
-
Design Verification Engineer
4 weeks ago
Singapore OMNIVISION Full timeDescription: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
