Principal/senior Dft Engineer

4 days ago


Singapore JL SEMI SINGAPORE PTE. LTD. Full time

JL Semi is pushing the boundary of automotive and industry Ethernet technology. Innovations in silicon architecture & design coupled with advance process nodes, our products deliver industry leading performance in range, resilience and power consumption.

Located in the heart of Asia's high-tech hubs - Shanghai, Shenzhen and Singapore - we are looking for talents to join our journey for rapid growth.

**What will you be working on:
The Principal/Senior DFT Engineer will be responsible for Designing & Implementing DFT techniques (Memory BIST/Scan /On-Chip Compression/At-speed Scan/Boundary Scan/LBIST) on Complex SOCs with Analog IPs to improve testability.

Key Responsibilities:
1. Test Modes implementation & verification. Scan insertion including on-chip compression.

2. Test vector (Stuck-at/at-speed/path delay/IDDQ/Bridging fault) generation with highest possible test coverage with lowest overhead & gate level simulation with timing (SDF).

3. Complete synthesis, point out potential timing risk or possible optimizing point on area, power or test coverage.

4. Implementing memory BIST and Boundary scan & verification.

5. Post-silicon bring-up support

6. Participate in driving new DFT methodology and solutions to improve quality, reliability and in system test and debug capability.

**What are we looking for:
1. Minimum 5 year of industry experience, MS degree in Microelectronics/Computer engineering.

2. Must possess a strong knowledge of DFT including scan, BIST, on-chip scan compression, fault models, ATPG, and fault simulation.

3. Must have a firm understanding and hands-on experience on industry standard DFT techniques: Memory BIST-Repair/ Scan/ On-Chip Compression/At-speed Scan/Boundary Scan/LBIST in one or more complex SOCs.

4. Strong Knowledge/Understanding of Synthesis & STA.

5. Team player with good inter-personal communication skills and proven ability to collaborate with people from different functions, cultures, and sites in order to complete objectives.

If you are looking for challenges in an exciting and supportive work environment, then we look forward to hear from you



  • Singapore Broadcom Inc. Full time

    Senior / Principal DFT Engineer page is loaded## Senior / Principal DFT Engineerlocations: Singapore-Yishuntime type: Full timeposted on: Posted Todayjob requisition id: R **Please Note:****1. If you are a first time user, please create your candidate login


  • Singapore Avago Technologies International Sales Full time

    Job Description Position of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be responsible for implementing, and verifying DFT solutions across complex hierarchical designs. This position involves hands‑on work in DFT insertion, and comprehensive...


  • Singapore Broadcom Full time

    Position of Senior DFT Engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be responsible for implementing, and verifying DFT solutions across complex hierarchical designs. This position involves hands‑on work in DFT insertion, and comprehensive DFT verification...


  • Singapore AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED Full time

    Job DescriptionPosition of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team.The successful candidate will be responsible for implementing, and verifying DFT solutions across complex hierarchical designs.This position involves hands-on work in DFT insertion, and comprehensive DFT...


  • Singapore Broadcom Full time

    Overview Position of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be responsible for implementing and verifying DFT solutions across complex hierarchical designs. This position involves hands-on work in DFT insertion and comprehensive DFT...


  • Singapore Broadcom Full time $120,000 - $180,000 per year

    Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description: Position of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC...


  • Singapore Broadcom Inc. Full time

    A leading technology company located in Singapore is seeking a Senior / Principal DFT Engineer to develop and implement DFT solutions for complex designs. The ideal candidate will have a strong background in DFT design and verification, with hands-on experience in relevant tools. This role offers the opportunity to collaborate closely with teams to ensure...

  • Senior Dft Engineer

    2 weeks ago


    Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    **Key Responsibilities**: - Work closely with design team and make sure DFT structures are correctly inserted. - Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs. - Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay fault model -...


  • Singapore MDE CAPITAL CONSULTANCY PTE. LTD. Full time

    5 years exp **Roles & Responsibilities** Working Hours : 9AM - 6PM Working days : 5 Days Salary : 7500 - 8500 ( Depending on experience ) **Responsibilities**: - Define SoC DfT architecture and DfM concept - Implement and verify DfT measures to meet product specifications and production requirements - Work closely with cross-function teams (design,...

  • Dft Engineer

    4 days ago


    Singapore BITSILICA PTE. LTD. Full time

    **Responsibilities**: - Implement DFT including: at-speed scan, LBIST, MBIST, JTAG, self-test, and IP integration - Work closely with synthesis, static timing, and layout engineers to optimize DFT circuits. - Generate and verify Test vectors before chip tapeout. - Support test vector bring up and debug on ATE. - Support silicon failure analysis,...