Senior / Principal DFT Engineer
16 hours ago
Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description: Position of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be responsible for implementing, and verifying DFT solutions across complex hierarchical designs. This position involves hands-on work in DFT insertion, and comprehensive DFT verification to ensure first-pass silicon success. You will collaborate closely with Physical design team, ATE test teams to develop efficient, high-quality test strategies aligned with industry standards. Key Responsibilities a) Develop and implement DFT architectures for hierarchical SoC and ASIC designs, including both block-level and top-level DFT integration. b) Perform scan insertion, test point insertion, and test compression using SSN or equivalent compression architectures. c) Validate Serial Stream Network (SSN) topology, managing scan chain balancing, clock domain crossings. d) Integrate Boundary scan (IEEE 1149.x) and other test access mechanisms for chip-level testability. e) Generate and analyze ATPG patterns for stuck-at, transition, and path delay faults to ensure optimal test coverage. f) Perform DFT verification, including verilog / gate level simulation g) Work closely with cross-functional teams to resolve DFT/testing timing challenges. i) Collaborate with ATE engineers to prepare and validate timing and pattern files (STIL/WGL) for tester compatibility and production readiness. j) Support silicon bring-up, production test debugging through Diagnostics and failure analysis. Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field. Minimum 3 years of experience in DFT design and verification (5+ years preferred for senior roles). Strong understanding of scan-based test architectures, test compression, and hierarchical DFT implementation. Hands-on experience with DFT tools such as Siemens Tessent. Proficiency in ATPG generation, fault coverage analysis, and gate-level DFT verification. Familiarity with ATE test flows and pattern validation on platforms such as Advantest or Teradyne. Strong scripting skills in TCL, Perl, or Python for DFT automation.Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
-
DFT Engineer
7 days ago
Singapore Omnivision Full time $120,000 - $200,000 per yearDescription Position Overview We are seeking a highly skilled and experienced Senior/Staff DFT (Design for Test) Engineer to join our team. In this role, you will be instrumental in defining and implementing the test strategy for our complex CIS/SoC/TDDI designs. You will take ownership of the entire DFT flow, from architecture to pattern generation,...
-
Senior Staff Engineer
1 week ago
Singapore SEARCH STAFFING SERVICES PTE. LTD. Full timeOur client is a leading startup in the semiconductor field and a leader in designing ultra low-power microprocessors. The Singapore office houses the Regional Technology Design Center which will be driving the growth and innovation for its products. **Senior Staff Engineer - Design For Test (DFT) **Responsibilities**: - Responsible for scan insertion,...
-
Senior Dft Engineer
1 day ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time**Key Responsibilities**: - Work closely with design team and make sure DFT structures are correctly inserted. - Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs. - Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay fault model -...
-
DFT Engineer
1 week ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time $120,000 - $200,000 per yearJob Overview:We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive...
-
DFT engineer
6 days ago
Singapore, South East, Uni Connect Full time $120,000 - $180,000 per yearResponsible for scan insertion, boundary scan, MBIST, ATPG for ultra -low power SoC based on subthreshold operation using standard EDA tools.Develop and implement low -power DFT architecture and infrastructure.Generate structural test vectors, analyse, and improve coverage, test time and test cost.Perform pre/post -layout scan and MBIST simulations.Work with...
-
DFT Engineer
1 week ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full timeRoles & Responsibilities Job Overview: We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan),...
-
(Sr./Staff) DFT Engineer
13 minutes ago
Singapore OVT group Full timePosition Overview We are seeking a highly skilled and experienced Senior/Staff DFT (Design for Test) Engineer to join our team. In this role, you will be instrumental in defining and implementing the test strategy for our complex CIS/SoC/TDDI designs. You will take ownership of the entire DFT flow, from architecture to pattern generation, ensuring the...
-
Staff Engineer
4 days ago
Singapore Ambiq Full timeStaff Engineer - DFT Join to apply for the Staff Engineer - DFT role at Ambiq . Company Overview Ambiq's mission is to enable intelligence everywhere by delivering the lowest power semiconductor solutions. Ambiq is a pioneer and a leading provider of ultra‐low‐power semiconductor solutions based on our proprietary and patented sub‐ and near‐threshold...
-
DFT Engineer
6 days ago
Singapore, Uni Connect Full time $90,000 - $120,000 per yearResponsible for scan insertion, MBIST, ATPG for SOC based design using industry standard EDA tools.Generate test vectors, analyze and improve test coverage, reduce test time and test cost.Perform pre/post-layout scan and MBIST simulations.Work with designers on STA, physical, power and logical issues related to DFT.Work with test engineers to bring up all...
-
Dft Engineer
7 days ago
Singapore SUPREMICRO TECHNOLOGIES PTE. LTD. Full time**Job Description**: - Design/verification for Clock/JTAG/Analog/DFT IP - Scan Insertion, ATPG, scan verification and pattern generation - Memory BIST insertion, validation and pattern generation - Analysis of Functional Design for Testability, including product functionality and access through external connections, BIST and Board Level Diagnostics, control...