Senior / Principal DFT Engineer

6 hours ago


Singapore AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED Full time

Job DescriptionPosition of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team.The successful candidate will be responsible for implementing, and verifying DFT solutions across complex hierarchical designs.This position involves hands-on work in DFT insertion, and comprehensive DFT verification to ensure first-pass silicon success.You will collaborate closely with Physical design team, ATE test teams to develop efficient, high-quality teststrategies aligned with industry standards.Key Responsibilities a) Develop and implement DFT architectures for hierarchical SoC and ASIC designs, including both block-level and top-level DFT integration.b) Perform scan insertion, test point insertion, and test compression using SSN or equivalent compression architectures.c) Validate Serial Stream Network (SSN) topology, managing scan chain balancing, clock domain crossings.d) Integrate Boundary scan (IEEE 1149.x) and other test access mechanisms for chip-level testability.e) Generate and analyze ATPG patterns for stuck-at, transition, and path delay faults to ensure optimal test coverage.f) Perform DFT verification, including verilog / gate level simulationg) Work closely with cross-functional teams to resolve DFT/testing timing challenges.i) Collaborate with ATE engineers to prepare and validate timing and pattern files (STIL/WGL) for tester compatibility and production readiness.j) Support silicon bring-up, production test debugging through Diagnostics and failure analysis.Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.Minimum 3 years of experience in DFT design and verification (5+ years preferred for senior roles).Strong understanding of scan-based test architectures, test compression, and hierarchical DFT implementation.Hands-on experience with DFT tools such as Siemens Tessent.Proficiency in ATPG generation, fault coverage analysis, and gate-level DFT verification.Familiarity with ATE test flows and pattern validation on platforms such as Advantest or Teradyne.Strong scripting skills in TCL, Perl, or Python for DFT automation



  • Singapore Broadcom Inc. Full time

    Senior / Principal DFT Engineer page is loaded## Senior / Principal DFT Engineerlocations: Singapore-Yishuntime type: Full timeposted on: Posted Todayjob requisition id: R **Please Note:****1. If you are a first time user, please create your candidate login


  • Singapore JL SEMI SINGAPORE PTE. LTD. Full time

    JL Semi is pushing the boundary of automotive and industry Ethernet technology. Innovations in silicon architecture & design coupled with advance process nodes, our products deliver industry leading performance in range, resilience and power consumption. Located in the heart of Asia's high-tech hubs - Shanghai, Shenzhen and Singapore - we are looking for...


  • Singapore Avago Technologies International Sales Full time

    Job Description Position of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be responsible for implementing, and verifying DFT solutions across complex hierarchical designs. This position involves hands‑on work in DFT insertion, and comprehensive...


  • Singapore Broadcom Full time

    Position of Senior DFT Engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be responsible for implementing, and verifying DFT solutions across complex hierarchical designs. This position involves hands‑on work in DFT insertion, and comprehensive DFT verification...


  • Singapore Broadcom Full time

    Overview Position of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC DFT development team. The successful candidate will be responsible for implementing and verifying DFT solutions across complex hierarchical designs. This position involves hands-on work in DFT insertion and comprehensive DFT...


  • Singapore Broadcom Full time $120,000 - $180,000 per year

    Please Note:1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)2. If you already have a Candidate Account, please Sign-In before you apply.Job Description: Position of Senior DFT engineer We are seeking a highly motivated Design-for-Test (DFT) Engineer to join our SoC/ASIC...


  • Singapore Broadcom Inc. Full time

    A leading technology company located in Singapore is seeking a Senior / Principal DFT Engineer to develop and implement DFT solutions for complex designs. The ideal candidate will have a strong background in DFT design and verification, with hands-on experience in relevant tools. This role offers the opportunity to collaborate closely with teams to ensure...

  • Senior Dft Engineer

    2 weeks ago


    Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    **Key Responsibilities**: - Work closely with design team and make sure DFT structures are correctly inserted. - Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs. - Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay fault model -...


  • Singapore MDE CAPITAL CONSULTANCY PTE. LTD. Full time

    5 years exp **Roles & Responsibilities** Working Hours : 9AM - 6PM Working days : 5 Days Salary : 7500 - 8500 ( Depending on experience ) **Responsibilities**: - Define SoC DfT architecture and DfM concept - Implement and verify DfT measures to meet product specifications and production requirements - Work closely with cross-function teams (design,...

  • Dft Engineer

    4 days ago


    Singapore BITSILICA PTE. LTD. Full time

    **Responsibilities**: - Implement DFT including: at-speed scan, LBIST, MBIST, JTAG, self-test, and IP integration - Work closely with synthesis, static timing, and layout engineers to optimize DFT circuits. - Generate and verify Test vectors before chip tapeout. - Support test vector bring up and debug on ATE. - Support silicon failure analysis,...