DFT Engineer

1 day ago

Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time
Roles & Responsibilities

Job Overview:

We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan), performing comprehensive simulations, developing high-quality test vectors, and actively contributing to yield improvement and fault analysis.

Key Responsibilities:

  • Lead the design of DFT architecture at the chip level, implementing testing circuits such as Scan, Mbit, Memory repair, and Bscan.
  • Implement DFT circuits and integrate them into the chip, ensuring proper timing constraints for DFT mode convergence.
  • Perform thorough functional verification, pre-simulation, post-simulation, and power simulation of DFT circuits. Troubleshoot and resolve issues effectively.
  • Develop high-coverage, low-cost test vectors and validate them rigorously through simulation and timing analysis.
  • Drive yield improvement efforts and lead fault analysis activities. Take ownership of testing SDC constraint files in testing modes and contribute significantly to timing and power convergence in the backend.

Qualifications:

  • Bachelor's degree in Electronics Engineering, Computer Science, or a related field. Advanced degrees (Master's or Ph.D.) are a plus.
  • Minimum of 7-8 years of experience in DFT, with proven expertise in chip-level DFT architecture design, circuit insertion, and testing.
  • Proficiency in DFT methodologies, including Scan, Mbit, Memory repair, and Bscan.
  • Strong experience with functional verification and simulations (pre/post, power simulation).
  • Demonstrated ability to develop efficient test vectors and perform thorough timing and simulation analysis.
  • Familiarity with yield improvement and fault analysis processes.
  • Experience with DFT tools and scripting languages (e.g., TCL, Perl, Python).
  • Strong problem-solving skills, meticulous attention to detail, and the ability to collaborate effectively with cross-functional teams.
Tell employers what skills you have

Perl
Static Timing Analysis
Fault Analysis
Scripting
Product Engineering
Attention to Detail
SoC
Architecture Design
Functional Verification
Simulations
DFT
Test Development
Atpg
Silicon
Electronics

  • Dft Engineer

    6 days ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    **Key Responsibilities**: - **DFT Architecture Design**:Lead the design of DFT architecture at the chip level, implementing testing circuits such as Scan, Mbit, Memory repair, and Bscan. - **DFT Circuit Design and Insertion**:Implement DFT circuits and integrate them into the chip, ensuring proper timing constraints for DFT mode convergence. - **Functional...

  • Principal DFT Engineer

    2 days ago

    Singapore beBeeDesignForTest Full time $120,000 - $180,000

    Job Opportunity:This role involves the development and implementation of Design for Test (DFT) strategies for System-on-Chip (SoC) designs. The ideal candidate will have a strong understanding of DFT principles, experience working with DFT EDA tools, and excellent collaboration and communication skills.Key Responsibilities:Develop and implement DFT...

  • Senior Dft Engineer

    2 weeks ago

    Central Singapore Emprego SG Full time

    **Location** Singapore, Central Singapore **Job Type** Full Time **Salary** $7,500 - $8,500 Per Month **Date Posted** 3 hours ago Additional Details **Job ID** 2405 **Job Views** 1 **Job Description**: Roles & Responsibilities Working Hours : 9AM - 6PM Working days : 5 Days Salary : 7500 - 8500 ( Depending on experience...

  • Dft Engineer

    3 days ago

    Singapore BROADCOM INTERNATIONAL PTE. LTD. Full time

    DFT implementation of Scan Logic, IJTAG, MBIST Logic, Logic BIST - Analysis to improve the testability of Digital design at Block and chip level. - Implementation of DFT logics for Digital and Mixed Signal IP. - Perform ATPG pattern generation / Verification including SSA /Transition/ Path Delay and IDDQ pattern. - Deliver high quality ATE patterns for...

  • Cpu Dft Engineer

    2 weeks ago

    Central Singapore Emprego SG Full time

    **Location** Singapore, Central Singapore **Job Type** Permanent **Salary** $4,000 - $7,200 Per Month **Date Posted** 2 hours ago Additional Details **Job ID** 2138 **Job Views** 1 Roles & Responsibilities **The Job** DFT Design Engineer: - Perform DFT Insertion for Advanced Multi-Core CPU (P1500, Serializer, Design-For-Debug, MBIST etc). -...

  • Senior Dft Engineer

    1 week ago

    Singapore MDE CAPITAL CONSULTANCY PTE. LTD. Full time

    5 years exp **Roles & Responsibilities** Working Hours : 9AM - 6PM Working days : 5 Days Salary : 7500 - 8500 ( Depending on experience ) **Responsibilities**: - Define SoC DfT architecture and DfM concept - Implement and verify DfT measures to meet product specifications and production requirements - Work closely with cross-function teams (design,...

  • Senior DFT Engineer

    2 days ago

    Singapore beBeeDigitalFaultTolerance Full time $150,000 - $200,000

    About the Role:As a seasoned Digital Fault Tolerance (DFT) engineer, you will be responsible for leading the technical direction and execution of DFT activities. This includes boundary scan, MBIST, test logic insertion, and JTAG implementation.You will drive the development and optimization of scan ATPG and compression methodologies to improve test coverage...

  • Dft Lead Engineer

    6 days ago

    Singapore Silicon Labs Careers Full time

    - Responsibilities: Person will be responsible for DFT Architecture including JTAG functionality, boundary scan, hierarchical scan, at - speed testing, I/ O testing requirements, MBIST and Repair, implement test logic for analog macros. Person should also be responsible to develop firmware driven cost-effective test strategies methodologies with built-in...

  • Senior Staff Engineer, Dft

    1 week ago

    Singapore AMBIQ MICRO SINGAPORE PRIVATE LTD. Full time

    **Specific Responsibilities** - Responsible for scan insertion, boundary scan, MBIST, ATPG for ultra-low power SoC based on subthreshold operation using standard EDA tools. - Develop and implement low-power DFT architecture and infrastructure. - Generate structural test vectors, analyze and improve coverage, test time and test cost. - Perform pre/post-layout...

  • Senior Staff Engineer, Dft

    14 hours ago

    Singapore Ambiq Full time

    **Company Overview**: **Specific Responsibilities** - Responsible for scan insertion, boundary scan, MBIST, ATPG for ultra-low power SoC based on subthreshold operation using standard EDA tools. - Develop and implement low-power DFT architecture and infrastructure. - Generate structural test vectors, analyze and improve coverage, test time and test cost. -...