Software Engineer(Vlsi Design, Rtl Programming, Synthesis, Power Analysis)
7 days ago
**Responsibilities**:
- Lead mixed-signal subsystem design from implementation through to final delivery for chip-level integration.
- Perform micro-architectural studies to identify and implement optimal hardware solutions for IP digital blocks in line with product requirements.
- Develop RTL logic modules using Verilog HDL, including (but not limited to) power and clock management units, IP subsystems, high-speed digital design, analog/digital interfaces, accelerators, and filters.
- Ensure all required design and process documentation is prepared and maintained according to established quality standards.
- Conduct and facilitate design and verification reviews with technical teams across the project lifecycle.
- Perform logic synthesis, timing closure, and power analysis to optimize RTL designs for performance and efficiency.
- Execute pre-silicon verification using multiple methodologies, such as:
- Constrained-random verification with UVM test benches at block, subsystem, and chip level
- SPICE co-simulation for mixed-signal validationFPGA-based emulation for system-level testing.
**Requirements**:
- Engineering Degree in relevant field.
- Hands-on experience in RTL design and verification.
- Minimum 6 Years of experience,strong background in VLSI design, including RTL programming, logic synthesis, timing/power optimization, and pre-silicon verification methodologies.
- Familiarity with industry-standard EDA tools, simulation environments, and design/verification best practices.
- 
					
					
Singapore EXASOFT PTE. LTD. Full time $120,000 - $180,000 per yearResponsibilities:Lead mixed-signal subsystem design from implementation through to final delivery for chip-level integration.Perform micro-architectural studies to identify and implement optimal hardware solutions for IP digital blocks in line with product requirements.Develop RTL logic modules using Verilog HDL, including (but not limited to) power and...
 - 
					
						Ic Design Engineer
4 days ago
Singapore Silicon Labs Careers Full time. What we’re looking for: Skills you’ll need: - Execute the end-to-end physical design flow for complex SoCs and IP blocks (from RTL handoff to GDSII).- Define and drive floorplanning, clock-tree synthesis (CTS), placement, routing, and timing closure strategies.- Own and optimize power, performance, and area (PPA) metrics for assigned designs.- Manage...
 - 
					
						Digital/ Rtl Design
2 days ago
Singapore CURIOUS TEK PTE. LTD. Full time**Responsibilities**: - Perform IC design development of SerDes IP products - Perform Logic Synthesis, Static Timing Analysis - Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation - Work with Physical designer and RTL designer to achieve timing closure - Work with test team in debugging production test issues - Help debug & correct any...
 - 
					
						CPU Design Implementation Engineer
1 week ago
Singapore 聯發科技 Full time $150,000 - $200,000 per year[What you will do] - Implementing ARM based CPU on latest smartphone products. - Completing IC Design VLSI flow from RTL to GDSII (Synthesis, Floorplan, Automated Place & Route, Physical Verification) - Performing Static Timing Analysis (STA) on CPU design, modeling on On-Chip Process Variation. #LI-WC1[Are you the right Talent?] - Bachelor, Master, PhD...
 - 
					
						Asic Rtl Design Engineer
2 days ago
Singapore TETRAMEM SINGAPORE PTE. LTD. Full timeIn this role you will be part of a world-class IC design team responsible for the development and deployment of software solutions for a revolutionary computing system, which will reduce the energy consumption of AI processing by two orders of magnitude over conventional digital solutions. This will completely disrupt the AI IoT landscape. It is based on our...
 - 
					
						Asic Rtl/soc Design Engineer
4 days ago
Singapore TETRAMEM INC Full time**Responsibilities**: - Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust and efficient designs. - Integrate and validate IP blocks within the larger system, ensuring seamless functionality and compatibility. - Thoroughly comprehend both internal and external requirements, conducting Power, Performance,...
 - 
					
						ASIC RTL Design Engineer
1 week ago
Singapore TETRAMEM SINGAPORE PTE. LTD. Full time $150,000 - $250,000 per yearIn this role you will be part of a world-class IC design team responsible for the development and deployment of software solutions for a revolutionary computing system, which will reduce the energy consumption of AI processing by two orders of magnitude over conventional digital solutions. This will completely disrupt the AI IoT landscape. It is based on our...
 - 
					
						Senior RTL Design Engineer
2 weeks ago
Singapore Canaan Creative Global Pte. Ltd. Full time $120,000 - $180,000 per yearResponsibilities:Contribute to IP selection and architecture definition; create functional specifications.Perform PPA evaluation and optimization.Develop RTL for functional blocks/units with architectural features and timing constraints, targeting synthesis and APRSupport debugging across RTL simulation, gate-level, and post-layout simulations.Conduct...
 - 
					
						Senior RTL Design Engineer
4 days ago
Singapore AAC Technologies Group Full timeAPAC Project Talent Acquisition Manager | Engineering | DEI JOB DESCRIPTION : Mixed-signal subsystem design from design implementation to final delivery for chip-level integration Perform micro-architectural studies to determine optimal hardware implementations of IP digital blocks to meet product requirements Ensure all required documentation are prepared...
 - 
					
						RTL Design Engineer
6 days ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities Lead RTL design, simulation, and verification for company ASIC/SoC products, ensuring robustness. Integrate and validate IP blocks for seamless system functionality. Analyze requirements for Power, Performance, and Area (PPA), optimizing design trade-offs. Collaborate with backend team in RTL coding, implementation, and synthesis for...