Current jobs related to Senior Staff Engineer, Design Verification Engineer - Singapore - HUBBED PTE. LTD.
-
Design Verification Engineer
3 days ago
Singapore UST Full timeGet AI-powered advice on this job and more exclusive features. Talent Acquisition @ UST | Talent Sourcing, Recruitment Strategies Job Responsibilities: Apply UVM (Universal Verification Methodology), SystemVerilog, Verilog, and SVA (SystemVerilog Assertions) languages in verification tasks Develop and implement state-of-the-art verification methodologies,...
-
Design Verification Engineer
7 days ago
Singapore UST Full timeGet AI-powered advice on this job and more exclusive features. Talent Acquisition @ UST | Talent Sourcing, Recruitment Strategies Job Responsibilities: Apply UVM (Universal Verification Methodology), SystemVerilog, Verilog, and SVA (SystemVerilog Assertions) languages in verification tasks Develop and implement state-of-the-art verification methodologies,...
-
Design Verification Engineer
6 days ago
Singapore OMNIVISION Full timeJob Title (Sr./Staff) Design Verification Engineer at OMNIVISION Description As a design verification engineer, you will be part of a passionate verification team that develops and deploys state-of-the-art verification methodologies for complex designs. Your goal is to achieve zero-defect verification using advanced techniques such as UVM, C/C++...
-
Singapore Silicon Labs Careers Full time- Meet the Team As Senior Staff Verification Engineer, you will be working closely with the IC Design, System, and Architecture teams to develop and execute the verification plan for the next generation of IoT chips. **Responsibilities**: - Block and IP Verification- Block-level verification to validate block performance and adherence to requirements-...
-
Design Verification Engineer
4 weeks ago
Singapore OMNIVISION Full timeDescription: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
Design Verification Engineer
2 days ago
singapore, northeast, singapore OMNIVISION Full timeDescription:As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
Staff Verification Engineer
3 days ago
Singapore Silicon Labs Careers Full time- Meet the Team As Senior Staff Verification Engineer, you will be working closely with the IC Design, System, and Architecture teams to develop and execute the verification plan for the next generation of IoT chips. Responsibilities- Block and IP Verification- Block-level verification to validate block performance and adherence to requirements- Generate...
-
Design Verification Engineer
4 weeks ago
Singapore Sventl Asia Pacific Full timeGet AI-powered advice on this job and more exclusive features. Direct message the job poster from Sventl Asia Pacific. SVENTL APAC DIRECTOR || Leader, Business Developer, Strategist || Consultant & Adviser || Investor Company Description Sventl Asia Pacific Pte Ltd is a technology and innovation firm based in Singapore, providing services in Engineering,...
-
Design Verification Engineer
2 days ago
singapore, northeast, singapore Sventl Asia Pacific Full timeGet AI-powered advice on this job and more exclusive features.Direct message the job poster from Sventl Asia Pacific.SVENTL APAC DIRECTOR || Leader, Business Developer, Strategist || Consultant & Adviser || InvestorCompany DescriptionSventl Asia Pacific Pte Ltd is a technology and innovation firm based in Singapore, providing services in Engineering,...
-
Digital Design Verification Engineer
3 days ago
Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timePosition Overview: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal...
Senior Staff Engineer, Design Verification Engineer
2 weeks ago
Our client’s mission is to develop the lowest-power semiconductor solutions to enable intelligent devices everywhere by developing the lowest-power semiconductor solutions to drive a more energy-efficient, sustainable, and data-driven world. They have helped leading manufacturers worldwide develop products that last weeks on a single charge (rather than days), while delivering a maximum feature set in compact industrial designs. Their goal is to take Artificial Intelligence (AI) where it has never gone before in mobile and portable devices, using their advanced ultra-low power system on chip (SoC) solutions.
- Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP’s, automate test env for randomized testing and score boarding.
- Utilize UVM to create drivers, monitors, predictors, and scoreboards.
- In-Depth knowledge of SoC architecture with AMBA AXI/AHB/APB, DMA’s,Security, clock, and power-gating techniques is required.
- Responsible for verification of block(s) that includes writing tests, assertionand coverage for a block.
- Create tests to achieve coverage goals while verifying functionality.
- Develop support utilities for verification automation, test bench automation, regression, to improve productivity.
- Develop tests to evaluate power and performance aspects of the design.
- Perform gate-level-simulations and participate in supporting FPGA and Post-silicon bring-up
**Requirements**:
- BSEE/MSEE Degree 8-12 years of experience at block, sub-system and full
- chip verification.
- Strong in understanding multiple architectures, integrating 3rd party IP’s/VIP’s, have worked with mixed-signal designs with low-power design and verification challenges.
- Experience with System Verilog simulation required.
- Strong understanding/exposure to Design Verification for low-power batteryoperated designs highly desired.
- C based verification in an SoC environment is required.
- Experience with ARM processor-based designs and low-power designtechniques is a plus.
- Languages: SystemVerilog (UVM), Verilog, C/C++, Python, Makefile
- Technologies: ARM SoC (preferred), AMBA AXI/AHB/APB, DMA, FlowControl, Serial Devices, QoS
- Preferred technologies: MIPI(CSI/DSI), Crypto, OTP, DSP, Low-Power
