
Design Verification Engineer
4 days ago
**This will be a permanent position based in Jurong East
**Scope of Work**
- Produce detailed module level and SoC level testplans
- Create ASIC verification environment (stimulus, checkers, assertions, monitors and scoreboards).
- Produce directed and constrain-random verification functional tests
- Run simulation using EDA tools to verify functional spec works as intended
- Run verification plans (design bring-up, DV bring-up, regression enabling).
- Debug functional testcases Deliver functionally correct designs
**Requirement**
- Bachelor or Master degree in Electronic Engineering
- VLSI functional verification experience (exposure to complex, high speed custom VLSI products advantageous)
- Hardware functional verification language and Object-oriental language development skill.
- Proficient with SystemVerilog/ UVM
- Experience with ASIC verification methodology, tools, and development flow
- Experience with Ethernet L2/L3 switch/router, SOC, AMBA bus, high-speed IO (USB-2/3, PCIe gen2/3, SATA), Flash controller, or CPU peripherals Documentation skills
Ethos Search Associates Pte. Ltd.
EA Licence No: 13C6655
EA Reg No: R1988580 Jacky Chong
-
Design Verification Engineer
6 hours ago
Singapore OMNIVISION Full timeJob Title (Sr./Staff) Design Verification Engineer at OMNIVISION Description As a design verification engineer, you will be part of a passionate verification team that develops and deploys state-of-the-art verification methodologies for complex designs. Your goal is to achieve zero-defect verification using advanced techniques such as UVM, C/C++...
-
Design Verification Engineer
2 weeks ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities:Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design.Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance.Develop reusable testbenches, test cases using constrained-random and directed...
-
Design Verification Engineer
6 days ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random and...
-
Design Verification Engineer
6 days ago
Singapore DSJ Global - APAC Full timeLocation Singapore - Job type Permanent - Salary Negotiable - Discipline Engineering - Reference PR/376377_1660731476 - Responsibilities: - Responsible for block performance and IP Verification - In charge of executing verification plans based on specifications - Create test benches using UVM-based constrained-random and formal methods - Conduct SoC...
-
Design Verification Engineer
2 weeks ago
Singapore BITSILICA PTE. LTD. Full time**Design Verification Engineer** Experience : 4+ Years Salary Range :SGD 6500-8500 **Skills Required**: FPGA SoC Verification Skills ASIC SoC Verification Skills System Verilog and UVM Skills Automation Skills. IP Verification Skills Low power UPF based verification skills **Technical Expertise** Languages :Verilog, System Verilog, C,...
-
Design Verification Engineer
2 days ago
Singapore Ambiq Full time**Company Overview**: Ambiq has been on a singular mission since 2010 to put intelligence everywhere by creating the most energy-efficient semiconductor solutions for IoT endpoint devices. Using the revolutionary Subthreshold Power Optimized Technology (SPOT®) Platform, Ambiq's record-breaking ultra-low power solutions, including MCU and SoCs, have helped...
-
Staff Design Verification Engineer
2 weeks ago
Singapore Silicon Labs Careers Full time- About the Team The Digital Subsystems team is responsible for the research and development of digital architectures and IPs from concept to production. We develop compute engines (AI/ML), processors (RISC-V), accelerators, peripherals and system IP. Our activities include advanced research & development, high-level modeling, architecture, RTL design,...
-
Digital Design Verification Engineer
4 weeks ago
Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timePosition Overview: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal...
-
Digital Design Verification Engineer
2 weeks ago
Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timePosition Overview:As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal...
-
Senior Design Verification Engineer
2 weeks ago
Singapore GMP Group Full timePerform design verification & validation of new products for medical and other mission-critical systems - Analyze the products and design specifications to create reliable and thorough verification procedures to determine if the products’ functionality work as intended with all the verification results clearly documented within the official verification...