
Design Verification Engineer
2 days ago
Responsibilities:
- Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design.
- Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance.
- Develop reusable testbenches, test cases using constrained-random and directed methods, and verification modules for both block and system levels.
- Create a regression strategy, methodology, and scripting tools, ensuring comprehensive function coverage and addressing verification gaps before design releases and tape-out.
- Collaborate with design engineers to troubleshoot and resolve simulation issues.
- Provide support to test engineers during post-silicon validation.
- Mentor and guide team members and junior engineers, aiming to enhance verification efficiency.
Requirements:
- Master in Electrical Engineering or equivalent with 8 years of relevant working experience/ PhD in Electrical Engineering or equivalent with 3 years working experience.
- Extensive understanding of UVM/OVM, Semiformal Verification, assertion-based verification, and hardware-software co-verification methodology.
- Skilled in Verilog, SystemVerilog, Python, Perl, TCL, Shell scripting, C/C++, SystemC, and assembly coding for industry-standard ISAs.
- Familiar with MIPI, AMBA (APB/AHB/AXI) bus protocols, RISC-V/ARM, or DSP cores.
- Experience in verifying designs at RTL and post-P&R gate levels.
__________________________________________________________
HOW TO APPLY :
Interested candidates, please submit your resume by clicking on "Quick Apply" or contact for more details.
Please provide following information in the resume for immediate processing
1) Reasons for leaving current and/or last employment
2) Last drawn and/or current salary
3) Expected salary
4) Date of availability and/or Notice Period
All applications will be treated in strictest confidence and only shortlisted candidates will be notified
Wee Wai Dan
EA License No : 03C5391
EA Reg No : R
#J-18808-Ljbffr-
Design Verification Engineer
2 weeks ago
Singapore OMNIVISION Full timeJob Title (Sr./Staff) Design Verification Engineer at OMNIVISION Description As a design verification engineer, you will be part of a passionate verification team that develops and deploys state-of-the-art verification methodologies for complex designs. Your goal is to achieve zero-defect verification using advanced techniques such as UVM, C/C++...
-
Design Verification Engineer
5 days ago
Singapore OVT group Full timeDescription: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
Design Verification Engineer
7 days ago
Central Singapore Emprego SG Full time**Location** Singapore, Central Singapore **Job Type** Full Time **Salary** $5,000 - $9,000 Per Month **Date Posted** 1 hour ago Additional Details **Job ID** 5273 **Job Views** 1 **Job Description**: Roles & Responsibilities - Experience in UVM verification methodology - Experience in developing and deploying state-of-the-art verification...
-
Design Verification Engineer
1 week ago
Singapore NUWAY CFR PTE. LTD. Full timeOne of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years. • Technical Requirements: o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC verification strategieso...
-
Design Verification Engineer
3 days ago
Singapore OMNIVISION Full timeDescription: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
Design Verification Engineer
2 days ago
Singapore EnviroDynamics Solutions Pte Ltd Full timeLocation- Singapore, Singapore- Experience- Job Type**Job Description**: **Senior SoC Design Verification Engineer - immediate joiners are preferred** **What You'll Be Doing**: Architect and develop advanced testbenches for SoC verification Implement and execute verification plans to ensure the functionality and performance of complex designs Collaborate...
-
Design Verification Enginer
1 week ago
Singapore Volt Singapore Full timeDesign Verification Engineer Our client is a young and ambitious SoC design house who dedicated to wireless area. To expand their R&D team and explore overseas market, they are now looking for various design talents in Singapore. **Responsibilities**: - You will responsible for verification platform setup, compile and certificate automated scripts,...
-
Design Verification Enginer
1 week ago
Singapore Volt Full timeLocation: - Singapore- Job Type: - Permanent- Salary: - S$6000 - S$8000 per month- Reference: - BBBH10707_1670230849- Contact: - Catherine Qu- Design Verification Engineer Our client is a young and ambitious SoC design house who dedicated to wireless area. To expand their R&D team and explore overseas market, they are now looking for various design talents...
-
Design Verification Engineer
3 weeks ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities:Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design.Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance.Develop reusable testbenches, test cases using constrained-random and directed...
-
Design Verification Engineer
1 week ago
Singapore NUWAY CFR PTE. LTD. Full timeRoles & ResponsibilitiesOne of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years. · Technical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC...