Design verification engineer

3 days ago


Singapore HKM HR MANAGEMENT PTE. LTD. Full time

Responsibilities:
Work closely with design engineers and architects to create and document detailed test plans for verifying the So C design.
Establish and manage the infrastructure and environment for automated verification of the So C's architecture, functionality, and performance.
Develop reusable testbenches, test cases using constrained-random and directed methods, and verification modules for both block and system levels.
Create a regression strategy, methodology, and scripting tools, ensuring comprehensive function coverage and addressing verification gaps before design releases and tape-out.
Collaborate with design engineers to troubleshoot and resolve simulation issues.
Provide support to test engineers during post-silicon validation.
Mentor and guide team members and junior engineers, aiming to enhance verification efficiency.
Requirements:
Master in Electrical Engineering or equivalent with 8 years of relevant working experience/ Ph D in Electrical Engineering or equivalent with 3 years working experience.
Extensive understanding of UVM/OVM, Semiformal Verification, assertion-based verification, and hardware-software co-verification methodology.
Skilled in Verilog, System Verilog, Python, Perl, TCL, Shell scripting, C/C++, System C, and assembly coding for industry-standard ISAs.
Familiar with MIPI, AMBA (APB/AHB/AXI) bus protocols, RISC-V/ARM, or DSP cores.
Experience in verifying designs at RTL and post-P&R gate levels.
__________________________________________________________
HOW TO APPLY :
Interested candidates, please submit your resume by clicking on“Quick Apply”or more details.
Please provide following information in the resume for immediate processing
1) Reasons for leaving current and/or last employment
2) Last drawn and/or current salary
3) Expected salary
4) Date of availability and/or Notice Period
All applications will be treated in strictest confidence and only shortlisted candidates will be notified
Wee Wai Dan
EA License No : 03 C5391
EA Reg No : R22109628#J-18808-Ljbffr



  • Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Design Verification EngineerHKM HR MANAGEMENT PTE. LTD. is seeking a highly skilled Design Verification Engineer to join our team. As a key member of our verification team, you will play a crucial role in ensuring the quality and reliability of our digital designs.Key Responsibilities:Work closely with design engineers and architects to create and document...


  • Singapore XINPAL PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities Develop detailed verification plans based on design specifications and architectural requirements. Create and maintain testbenches for complex digital designs using SystemVerilog and UVM (Universal Verification Methodology). Write, debug, and execute test cases to verify functionality, performance, and power...


  • Singapore XINPAL PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities Develop detailed verification plans based on design specifications and architectural requirements. Create and maintain testbenches for complex digital designs using SystemVerilog and UVM (Universal Verification Methodology). Write, debug, and execute test cases to verify functionality, performance, and power...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    JOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition Develop detailed module level and SoC level testplans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.• Develop ASIC verification environment including all the respective...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    JOBDESCRIPTION In this position, theindividual thoroughly understands digital design specs of variousIP blocks and SoC architecture definition Develop detailed module level and SoC level testplans forall the functional features, based on the design spec.Develop ASIC verification environment including all therespective components such as stimulus, checkers,...


  • Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Job Title: Design Verification Engineer - Hardware and Software IntegrationJob Summary:We are seeking an experienced Design Verification Engineer to join our team. The successful candidate will be responsible for creating and documenting detailed test plans for verifying SoC designs. This includes working closely with design engineers and architects to...


  • Singapore NSING TECHNOLOGIES PTE. LTD. Full time

    About NSING: As part of Nations Technologies Group, NSING was founded in 2018 in Singapore bringing high-performance semiconductor products and solutions to the global semiconductor industry. Our products include General and Secure MCU, Secure IC for TPM (Trusted Platform Module), Bluetooth Low Energy BLE, and BMS (Battery Management System). When you join...


  • Singapore MANPOWER STAFFING SERVICES (SINGAPORE) PTE LTD Full time

    Roles & ResponsibilitiesAbout NSING:As part of Nations Technologies Group, NSING was founded in 2018 in Singapore bringing high-performance semiconductor products and solutions to global semiconductor industry. Our products includes General and Secure MCU, Secure IC for TPM (Trusted Platform Module), Bluetooth Low Energy BLE and BMS (Battery Management...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Roles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs...


  • Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the So C design. Establish and manage the infrastructure and environment for automated verification of the So C's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random and...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Roles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs with...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.• Develop ASIC verification environment including all the respective...


  • Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Roles & ResponsibilitiesResponsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesPosition Overview:As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal...


  • Singapore UNI CONNECT PTE LTD Full time

    Roles & ResponsibilitiesResponsibilities: Develop detailed module level and SoC level testplans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus, checkers, assertions, monitors and scoreboards. Develop directed and constrain-random verification...


  • Singapore Ambiq Full time

    About Ambiq:Ambiq Micro is a leading developer of low-power semiconductor solutions for intelligent devices. Our mission is to drive a more energy-efficient, sustainable, and data-driven world.Job Overview:We are seeking an experienced Staff Design Verification Engineer to join our dynamic team in Austin, TX. The ideal candidate will have 8-12 years of...


  • Singapore SILICON LABORATORIES INTERNATIONAL PTE. LTD. Full time

    Roles & ResponsibilitiesJob DescriptionMeet the TeamThe IoT Digital team is a state-of-art IC design team focused on producing world-class Wireless MCU SoCs. The architecture specification, design, verification, and implementation of the Wireless MCU SoCs is the responsibility of the IoT Digital team. These SoCs include an embedded CPU system with analog and...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Job OverviewWe are seeking an experienced Digital Verification Engineer to join our team in Singapore. As a key member of our digital design team, you will be responsible for developing and implementing verification plans for complex chip designs.About the RoleThis is a highly technical role that requires strong expertise in digital verification...


  • Singapore MEDIATEK SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesWhat you will do Develop and review test plans. Develop verification environment/testbench in Module/IP/SOC level. Develop verification IP and reference model. Implement test with randomization based coverage driven verification methodology. Implement functional and functional/code coverage closure. Hands-on code/debug with UVM,...