Staff Physical Design Engineer

Overview

Get AI-powered advice on this job and more exclusive features.

What you do at AMD changes everything. We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences—the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

The Role

The focus of this role is to plan, build, and execute the physical design of new and existing features for AMD’s IP, resulting in quality database for the final deliveries.

The Person

You have a passion for modern, complex physical design aspects of digital design. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

Responsibilities

• Develop and implement plans to synthesize, implement Design-For-Test (DFT) and close timing on complex digital integrated circuits.
• Work with various design groups across different disciplines (Logic, Circuits, DFT & Layout) to meet timing closure, area, power, and performance requirements.
• Design, implement and maintain synthesis, DFT and Static Timing Analysis scripts using best-in-class methodologies.
• Analyze log and report files to ensure the tools are getting the required results and make adjustments to the scripts to get the required results within the scheduled milestones.
• Communicate regularly with the project teams world-wide to resolve issues and to ensure meeting targeted goals and schedule.
• Provide/propose new/enhance synthesis, DFT and STA flow and methodology to reduce the development TAT to meet product requirements.

Preferred Experience

• Proficient in IP level ASIC physical design including hierarchical implementation
• Proficient in using physical design RTL2GDS EDA tools and working in Linux and Windows environments
• Experienced with Verilog, System Verilog, C, and C++
• Automating workflows in a distributed compute environment.
• Good understanding and hands-on experience in timing constraints development
• Scripting language experience: Perl, TCL, Makefile, shell preferred.
• Exposure to leadership or mentorship is an asset

Academic Credentials

• Bachelors or Masters degree in Computer Engineering/Electrical Engineering

Location

Singapore

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Seniority level

• Mid-Senior level

Employment type

• Full-time

Job function

Industries

• Semiconductor Manufacturing

Referrals increase your chances of interviewing at AMD by 2x

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr

---