Logic Verification Engineer
1 week ago
**Responsibilities**:
- Perform chip verification for new product development.
- Participate in IP- and system-level simulation verification.
- Develop and maintain UVM-based verification environments according to architectural documentation.
- Define and achieve functional coverage targets; improve code and functional coverage based on the verification plan.
- Execute verification across gate-level and post-simulation stages; debug issues, resolve cases, and ensure verification tasks are completed at each project milestone.
- Support validation requirements and contribute to successful tape-out.
**Qualifications**:
- M.S. in Electrical Engineering, Microelectronics, or related field.
- 5+ years of experience in Pre-Silicon verification.
- Solid knowledge of UVM methodology (strong advantage).
- Proficiency in Verilog/System Verilog.
- Strong scripting skills in at least one language: Python, Perl, Tcl, or Shell (required).
- Experience with chip CP/FT test preferred.
- Leadership or management experience is a plus.
-
Verification Engineer
1 week ago
Singapore CHIPGLOBE ASIA PACIFIC PTE. LTD. Full timeJOB DESCRIPTION: - Perform with various activities on RTL design implementation and verification at SoC level. - Responsible for RTL coding, logical synthesis, functional test plan, test bench development, RTL and gate-level simulation/verification, code coverage, formal verification, test vector generation and design documentation. - Work and provide high...
-
Singapore Realtek Full timeResponsibilities Responsibility for test plans, testbench documentation and implementation. Use SystemVerilog language, SVA and UVM methodology for block level verification. Debug tests with design engineers to deliver functionally correct design blocks. Close coverage measures to identify verification holes and show progress towards tape‑out. Write...
-
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION: Responsibility for test plans, testbench documentation and implementation. Use SystemVerilog language, SVA and UVM methodology for block level verification. Debug tests with design engineers to deliver functionally correct design blocks. Close coverage measures to identify verification holes and show progress towards tape-out. Write scripts...
-
Senior Ic Verification Engineer
6 days ago
Singapore SUPREMICRO TECHNOLOGIES PTE. LTD. Full time**Design Verification Engineer, Senior**: Responsibilities include: - Actively understand Design under Test (DUT); - Define and peer-review test plan; - Write test patterns as per defined test plan; - Execute test patterns, actively debugging RTL simulation issues; - Execute regression of test patterns; - Collect and actively improve RTL code coverage; -...
-
Senior Engineer
2 weeks ago
Singapore Micron Full time**Our vision is to transform how the world uses information to enrich life for all.** Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it...
-
Senior Engineer
2 weeks ago
Singapore Micron Full time**Our vision is to transform how the world uses information to enrich life for all.** Join an inclusive team passionate about one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solutions we build help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it...
-
Engineer, Design Verification
5 days ago
Singapore Marvell Full timeAbout Marvell At Marvell, we believe that infrastructure powers progress. That execution is as essential as innovation. That better collaboration builds better technology. Trusted by the world’s leading technology companies for 25 years, we move, store, process and secure the world’s data with semiconductor solutions designed for our customers’...
-
Senior Solutions Engineer
1 week ago
Singapore Sumo Logic Full time**Senior Solutions Engineer - Partners APJ** As a **Senior Partner Solutions Engineer**, you will be the primary technical resource for our Partner team in APJ. You will share your product and technical expertise through presentations, product demonstrations, and technical evaluations (Proof Of Values). As the technical expert, you will work with partners...
-
Design Verification(Dv) Engineers: 5+ Years
2 weeks ago
Singapore MARQUEE SEMICONDUCTOR SINGAPORE PTE. LTD. Full time**Design Verification(DV) Engineers: 5+ years**: **Multiple Positions**: **Preferred Locations**: **Singapore**: - Location is not a limiting factor for highly self-motivated and pro-active engineers, who are passionate to build up their career with Marquee. **- We’re looking for highly motivated, SoC Verification Engineers who are responsible to ensure...
-
Senior Design Verification Engineer
4 days ago
Singapore, Uni Connect Full time $100,000 - $150,000 per yearActively understand Design under Test (DUT);· Define and peer -review test plan;· Write test patterns as per defined test plan;· Execute test patterns, actively debugging RTL simulation issues;· Execute regression of test patterns;· Collect and actively improve RTL code coverage;· ...