Physical Design Engineer Intern

1 week ago

Singapore Marvell Technology Full time $60,000 - $80,000 per year

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As a member of Marvell central physical design team, your will participate in next-generation physical design implementation and verification activities of complex SOC designs.

What You Can Expect

Intern typically lasts 6-months and your typical assignments include:

  • Block-level layout implementation and timing closure.

  • Static Timing/Crosstalk Analysis and timing closure

  • Synthesis/Physical Synthesis

  • Power/IR/EM analysis

  • Physical verification (LVS/DRC/ERC)

  • ECO implementation

What We're Looking For

  • Enrolled in MSEE program within one year of graduation.

  • Experience with scripting/programming using Tcl/Tk/Perl.

  • Detail oriented, self-motivated team worker, good verbal and written communication skills.

  • Previous experience on physical design and automatic place and route a plus. i.e. Knowledge of Synopsys/Magma/Cadence place and route tools.

  • Previous experience on synthesis/STA a plus.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-HP1

  • Physical Chip Design Engineer

    3 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Roles & ResponsibilitiesJob Overview:We are seeking a motivated and detail-oriented Junior Physical Chip Design Engineer to contribute to the development of low-power, high-performance chip designs. This role will involve learning and assisting in full-chip physical design workflows, including floor planning, place-and-route, power network design, and...

  • Physical Design Engineer

    7 days ago

    Singapore ALPSOFT TECHNOLOGIES PTE. LTD. Full time

    **Responsibilities**: - Full responsible for Netlist-to-GDS physical design implementation of 12nm/6nm/4nm and below advanced process chips. - Block owner, take block of 2~3 Million instances, working on Synthesis/APR(auto place and route)/Signoff - Block coordinator role for more than 5~10 blocks, solving the critical issue and give the solution to block...

  • Physical Chip Design Engineer

    3 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Roles & ResponsibilitiesJob Description:We are looking for a highly skilled Physical Chip Design Engineer to lead the development of low-power and high-performance chip design processes. This is a critical role that requires deep expertise in advanced semiconductor technologies and the ability to drive full-chip physical design workflows from start to...

  • Physical Chip Design Engineer

    2 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Roles & ResponsibilitiesJob Overview:We are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven ability to oversee full-chip physical design...

  • Physical Chip Design Engineer

    3 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Roles & ResponsibilitiesJob Overview:We are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven ability to oversee full-chip physical design...

  • Physical Chip Design Engineer

    2 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Job Description: We are looking for a highly skilled Physical Chip Design Engineer to lead the development of low-power and high-performance chip design processes. This is a critical role that requires deep expertise in advanced semiconductor technologies and the ability to drive full-chip physical design workflows from start to finish. Key Responsibilities:...

  • Staff Physical Design Engineer

    3 weeks ago

    Singapore AMD Full time

    Overview Staff Physical Design Engineer at AMD. This is a Physical Design Engineering role that will require taking the design from RTL to GDS with synthesis, Place and Route, timing, and Physical Verification. Responsibilities This engineer will work on high-speed multi-gigabit SerDes PHY designs. This includes automated synthesis and timing-driven place...

  • Physical Design Engineer

    3 weeks ago

    Singapore ByteDance Full time

    Overview The Silicon Platform Team acts as the core R&D middleware group for chip development within the company. The team covers the full spectrum of the chip design flow, including Logic Synthesis, Design for Testability (DFT), Backend Design, Physical and STA (Static Timing Analysis) Signoff, as well as Power Integrity, IR drop, and Electromagnetic...

  • Physical Chip Design Engineer

    2 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Overview We are looking for a highly skilled Physical Chip Design Engineer to lead the development of low-power and high-performance chip design processes . This is a critical role that requires deep expertise in advanced semiconductor technologies and the ability to drive full-chip physical design workflows from start to finish. Responsibilities ...

  • Ic Physical Design Engineer

    2 weeks ago

    Singapore ZERO-ERROR SYSTEMS PTE. LTD. Full time

    **Key Responsibilities** - Fast development of analog IC physical designs, including layout drawing, DRC, LVS - Layout extractions and analysis for IC designers - Develop analog and/or digital library cells in various technologies (e.g. CMOS & SOI) - Layout digital cells for various trade-offs (including speed, power, area, reliability) - Layout analog...