Sr. Engineer, Physical Design

3 days ago


SG Singapore Irving Road 21 MAPL Full time $120,000 - $180,000 per year

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

Built on decades of expertise and execution, Marvell's custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you'll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance processor chips in a leading-edge CMOS process technology, targeted at server, 5G/6G, and networking applications.

What You Can Expect

In this role based in Singapore, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process.

Every day, you'll be working hands-on to triage workflows, whether you're running RTL code through synthesis and place and route (PnR) tools to create the physical view of the chip, analyzing performance by running timing analysis, verifying a robust power grid by performing EMIR analysis, etc.

There are many sign-off checks that need to happen to verify that the database is ready to move on to the next level, and it's your responsibility to review completed runs for errors or create optimizations from successful runs.

What We're Looking For

To be successful in this role you must:

  • Have completed a Bachelor's Degree in Electrical/Computer Engineering, Computer Science, or related fields OR a Master's degree OR PhD in Electrical/Computer Engineering, Computer Science, or related fields. In your coursework, you must have completed a digital logic course and projects that involved circuit design, testing, and timing analysis. At least 1-3 years of professional experiences in the similar field is preferred.
  • Have academic or professional experience designing and testing logic blocks, then were able to analyze the quality of results and identify opportunities for improvement.
  • Know formulas for timing analysis and concepts for synthesis and place and route.
  • Enjoy learning by doing the work and having access to guides and a mentor.
  • Be willing to raise your hand and volunteer for learning opportunities you may not have experienced before.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We're dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it's like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Interview Integrity
 

As part of our commitment to fair and authentic hiring practices, we ask that candidates do not use AI tools (e.g., transcription apps, real-time answer generators like ChatGPT, CoPilot, or note-taking bots) during interviews.
 
Our interviews are designed to assess your personal experience, thought process, and communication skills in real-time. If a candidate uses such tools during an interview, they will be disqualified from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-SYU

  • SG - Singapore - Irving Road 21 MAPL Full time $60,000 - $120,000 per year

    About MarvellMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries,...


  • SG - Singapore - Irving Road 21 MAPL Full time $120,000 - $180,000 per year

    About MarvellMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries,...


  • SG - Singapore - Irving Road 21 MAPL Full time $200,000 - $300,000 per year

    About MarvellMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel...

  • Physic Design Engineer

    12 hours ago


    Singapore BITMAIN DEVELOPMENT PTE. LTD. Full time

    Job Description: Responsible for analog/hybrid circuit program planning and design implementation, performance optimization, simulation verification and testing related work; Responsible for the design of high-performance, ultra-low voltage customized circuits under advanced technology. Targeting specific PPA requirements, able to select transistors, layout...


  • Singapore GlobalFoundries Full time

    Sr Engineer Device Engineering (FRCMOS) page is loaded## Sr Engineer Device Engineering (FRCMOS)locations: Singaporetime type: Full timeposted on: Posted Yesterdayjob requisition id: JR- **About** **GlobalFoundries**GlobalFoundriesis a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services...


  • Singapore ALPSOFT TECHNOLOGIES PTE. LTD. Full time

    **Responsibilities**: - Full responsible for Netlist-to-GDS physical design implementation of 12nm/6nm/4nm and below advanced process chips. - Block owner, take block of 2~3 Million instances, working on Synthesis/APR(auto place and route)/Signoff - Block coordinator role for more than 5~10 blocks, solving the critical issue and give the solution to block...


  • Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Overview We are looking for a highly skilled Physical Chip Design Engineer to lead the development of low-power and high-performance chip design processes . This is a critical role that requires deep expertise in advanced semiconductor technologies and the ability to drive full-chip physical design workflows from start to finish. Responsibilities Low-Power...


  • Singapore Voice Way Full time $180,000 - $250,000 per year

    Job Description:Lead physical implementation at both block and top levels, including floorplanning, placement, clock tree synthesis (CTS), and routing;Drive timing closure, formal verification, low-power analysis, and power optimization;Perform IR drop and electromigration (EM) analysis, as well as physical verification including DRC, LVS, and ESD...


  • Singapore AMD Full time

    Overview Staff Physical Design Engineer at AMD. This is a Physical Design Engineering role that will require taking the design from RTL to GDS with synthesis, Place and Route, timing, and Physical Verification. Responsibilities This engineer will work on high-speed multi-gigabit SerDes PHY designs. This includes automated synthesis and timing-driven place...

  • Sr Design Engineer

    6 days ago


    Singapore ETHOS TECH ONE PTE. LTD. Full time

    Work on RTL to GDS, including synthesis, placement, clock tree insertion and routing. - Responsible for GDS validation like DRC/LVS, timing closure sign-off, scan, validation etc. - Design, implement and maintain synthesis, DFT and Static Timing Analysis scripts using best-in-class methodologies. - Work closely with other groups like Analog Design, Systems,...