ASIC/SoC Design Verification Engineer SG

1 week ago


Singapore TetraMem INC Full time $80,000 - $180,000 per year

Responsibilities:

  • Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification
  • Build and maintain infrastructure/environment for automation verification of SoC architecture, function and performance
  • Develop reusable testbench, constrained-random/directed testcases, and verification associated behavioral module for both of block levels and system levels
  • Develop regression strategy, methodology and tools(scripts). Define and measure the function coverage. Close verification holes for design releases and tape-out
  • Work with design engineers to debug and identify root causes of simulation failure
  • Support test engineers for post-silicon validation
  • Mentor and coach team members and junior engineers. Drive verification efficiency

Requirements:

  • MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree
  • In depth knowledge of UVM/OVM, Semiformal Verification, assertion-based verification as well as hardware and software co-verification methodology
  • Extensive experience of building verification infrastructure, test planning, coverage closure, testbench and testcases development for function/performance verification
  • Proficient experience with Verilog, System Verilog, Python/Perl/TCL/Shell scripting, C/C++, System C and industry mainstream ISAs assembly coding
  • Familiarity with MIPI, AMBA (APB/AHB/AXI) bus protocol, RISC-V/ARM or DSP core
  • Experience in verifying designs at both of RTL level and post-P&R gate level
  • Ability to work in a startup environment, and to work both independently and as a team player with the ability to provide technical leadership to other members of the engineering team

Experience in one or more of the following areas considered a strong plus:

  • Working knowledge of AI/ML Computing, GPU, ISP architectures and accelerators
  • Experience in verifying mix-signal design and interface of digital and analog
  • Experience of design verification for highspeed IO such as PCIE and DDR

Salary Range: S$80,000 - S$180,000 / year



  • Singapore TETRAMEM INC Full time

    **Responsibilities**: - Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust and efficient designs. - Integrate and validate IP blocks within the larger system, ensuring seamless functionality and compatibility. - Thoroughly comprehend both internal and external requirements, conducting Power, Performance,...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    JOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...


  • Singapore Realtek Full time

    In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus, checkers,...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    JOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...

  • RTL Design Engineer

    5 days ago


    Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities Lead RTL design, simulation, and verification for company ASIC/SoC products, ensuring robustness. Integrate and validate IP blocks for seamless system functionality. Analyze requirements for Power, Performance, and Area (PPA), optimizing design trade-offs. Collaborate with backend team in RTL coding, implementation, and synthesis for...

  • RTL Design Engineer

    4 days ago


    Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities Lead RTL design, simulation, and verification for company ASIC/SoC products, ensuring robustness. Integrate and validate IP blocks for seamless system functionality. Analyze requirements for Power, Performance, and Area (PPA), optimizing design trade-offs. Collaborate with backend team in RTL coding, implementation, and synthesis for...


  • Singapore Realtek Full time

    Responsibilities Discussion with system engineers on SoC architecture and feedback on optimization. Work on SoC integration; system block development, e.g., power management, clock/reset, system register, test control, PinMux, etc. Discussion with synthesis engineer and back-end engineer on design optimization. SoC DFT support. SoC verification plan and SoC...


  • Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random and...


  • Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random and...


  • Singapore Realtek Full time

    In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Responsibilities Develop detailed module level and SoC level test plans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...