Current jobs related to Asic/soc Design Verification Engineer - Singapore - TETRAMEM INC

  • Senior ASIC Design Verification Engineer

    1 week ago

    Singapore beBeeVerification Full time $90,000 - $120,000

    Job Description:As a senior engineer in the ASIC Design Verification team, you will be responsible for developing and implementing advanced verification methodologies for IP/SOC designs. Your primary focus will be on creating test plans, developing verification environments/testbenches, and verifying modules/IP/SOCs.Responsibilities include:1. Develop and...

  • Asic Verification Engineer Senior/staff

    2 weeks ago

    Singapore Xynthesis Pte Ltd Full time

    **Job Description**: - Perform Unit level and SOC-Level verification of SystemVerilog IPs - Develop detailed module level and SoC level verification plans based on the design spec. - Develop directed and constrained-random ASIC verification environments. - Collaborate with digital design team to debug functional testcases and deliver functionally correct...

  • Senior SoC Verification Engineer

    1 week ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Roles & Responsibilities Job Description: We are seeking a SoC Verification Engineer to test and validate System-on-Chip (SoC) designs. You will work with cross-functional teams to ensure chip functionality through verification using UVM, SystemVerilog, Python, and other cutting-edge tools. Responsibilities: Develop verification plans for module and...

  • Senior SoC Verification Engineer

    1 week ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Roles & ResponsibilitiesJob Description:We are seeking a SoC Verification Engineer to test and validate System-on-Chip (SoC) designs. You will work with cross-functional teams to ensure chip functionality through verification using UVM, SystemVerilog, Python, and other cutting-edge tools.Responsibilities:Develop verification plans for module and system-level...

  • Asic / Fpga Design Engineer

    3 days ago

    Singapore SEARCH STAFFING SERVICES PTE. LTD. Full time

    We are seeking a **FPGA/ASIC Engineer **to collaborate with our technical team and take charge of designing and implementing high-performance digital circuits on FPGA or ASIC. Your role will involve managing the entire FPGA build flow, including RTL coding, verification, and timing closure. **Responsibilities** - Design and implement high-performance...

  • Design Verification Engineer

    1 day ago

    Singapore BITSILICA PTE. LTD. Full time

    **Design Verification Engineer** Experience : 4+ Years Salary Range :SGD 6500-8500 **Skills Required**: FPGA SoC Verification Skills ASIC SoC Verification Skills System Verilog and UVM Skills Automation Skills. IP Verification Skills Low power UPF based verification skills **Technical Expertise** Languages :Verilog, System Verilog, C,...

  • ASIC/SoC Design Verification Engineer SG

    2 weeks ago

    Singapore TetraMem INC Full time $80,000 - $180,000 per year

    Responsibilities:Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verificationBuild and maintain infrastructure/environment for automation verification of SoC architecture, function and performanceDevelop reusable testbench, constrained-random/directed testcases, and verification...

  • Design Verification Engineer

    2 weeks ago

    Singapore NUWAY CFR PTE. LTD. Full time

    Roles & ResponsibilitiesOne of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years. · Technical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC...

  • Design Verification Engineer

    2 weeks ago

    Singapore NUWAY CFR PTE. LTD. Full time

    Roles & Responsibilities One of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV) Location : Singapore Experience : 3 to 7 years. · Technical Requirements: o Expert-level UVM and SystemVerilog verification o Advanced coverage-driven verification methodologies o Experience...

  • Design Verification Engineer

    7 days ago

    Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random...

Asic/soc Design Verification Engineer

3 weeks ago

Singapore TETRAMEM INC Full time

**Responsibilities**:

- Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification
- Build and maintain infrastructure/environment for automation verification of SoC architecture, function and performance
- Develop reusable testbench, constrained-random/directed testcases, and verification associated behavioral module for both of block levels and system levels
- Develop regression strategy, methodology and tools(scripts). Define and measure the function coverage. Close verification holes for design releases and tape-out
- Work with design engineers to debug and identify root causes of simulation failure
- Support test engineers for post-silicon validation
- Mentor and coach team members and junior engineers. Drive verification efficiency

**Requirements**:

- MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree
- In depth knowledge of UVM/OVM, Semiformal Verification, assertion-based verification as well as hardware and software co-verification methodology
- Extensive experience of building verification infrastructure, test planning, coverage closure, testbench and testcases development for function/performance verification
- Proficient experience with Verilog, System Verilog, Python/Perl/TCL/Shell scripting, C/C++, System C and industry mainstream ISAs assembly coding
- Familiarity with MIPI, AMBA (APB/AHB/AXI) bus protocol, RISC-V/ARM or DSP core
- Experience in verifying designs at both of RTL level and post-P&R gate level
- Ability to work in a startup environment, and to work both independently and as a team player with the ability to provide technical leadership to other members of the engineering team

**Experience in one or more of the following areas considered a strong plus**:

- Working knowledge of AI/ML Computing, GPU, ISP architectures and accelerators
- Experience in verifying mix-signal design and interface of digital and analog
- Experience of design verification for highspeed IO such as PCIE and DDR

**Salary Range**: S$80,000 - S$180,000 / year