Current jobs related to Senior Staff/staff Design Verification Engineer - Singapore - Silicon Labs Careers
-
Singapore WILSONHCG SINGAPORE PTE. LTD. Full time**Title**:Senior Staff Design Verification Engineer(SoC) **Location**:Singapore **About the role**: Our client is a global Precision Semiconductor Manufacturing business. They are market leaders in the development of ultra-low-power semiconductor solutions globally. The company aims to pushin the boundaries of energy efficiency and enabling a new...
-
Staff/senior Staff Engineer
5 days ago
Singapore Infineon Technologies Full timeLooking for a new challenge? We are hiring for a Staff/ Senior Staff Engineer - Chip Verification to execute SoC verification tasks and work closely with team members to review and understand the relevant functional and safety-related requirements. In your new role you will: - Execute **S **oC verification tasks **and work closely with team members **to...
-
Sr. Staff Engineer, Design Verification
6 days ago
Singapore Ambiq Full timeJoin to apply for the Sr. Staff Engineer, Design Verification role at Ambiq 1 week ago Be among the first 25 applicants Join to apply for the Sr. Staff Engineer, Design Verification role at Ambiq Get AI-powered advice on this job and more exclusive features. Company Overview Ambiq's mission is to enable intelligence everywhere by delivering the lowest...
-
Sr. Staff Engineer, Design Verification
6 days ago
Singapore Ambiq Full timeJoin to apply for the Sr. Staff Engineer, Design Verification role at Ambiq 1 week ago Be among the first 25 applicants Join to apply for the Sr. Staff Engineer, Design Verification role at Ambiq Get AI-powered advice on this job and more exclusive features. Company Overview Ambiq's mission is to enable intelligence everywhere by delivering the lowest...
-
Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timePosition Overview: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal...
-
Staff Engineer, Design Verification
3 weeks ago
Singapore SEARCH STAFFING SERVICES PTE. LTD. Full timeRoles & ResponsibilitiesOur client is a leading startup in the semiconductor field and a leader in designing ultra low-power microprocessors. The Singapore office houses the Product Development (PD) team which will be working on projects.Staff Engineer, Design Verification (System Verilog)Responsibilities:You will be responsible for verifying digital and...
-
Sr. Staff Engineer, Design Verification
7 days ago
Singapore Ambiq Full time**Company Overview**: **Staff Engineer - Design Verification** **Responsibilities**: **Specific Responsibilities**: - Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP's, automate test env for randomized testing and score boarding. - Utilize UVM to create drivers,...
-
Sr. Staff Engineer, Design Verification
7 days ago
Central Singapore Ambiq Micro Full timeSingapore, Central, Singapore **Company Overview**: **Staff Engineer - Design Verification**: **Responsibilities**: **Specific Responsibilities**: - Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP’s, automate test env for randomized testing and score boarding. -...
-
Sr. Staff Engineer, Design Verification
7 days ago
Central Singapore Ambiq Micro Full time**Company Overview**: **Staff Engineer - Design Verification** **Responsibilities**: **Specific Responsibilities**: - Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP’s, automate test env for randomized testing and score boarding. - Utilize UVM to create drivers,...
-
Staff Engineer Design Verification
7 days ago
Singapore XINPAL PTE. LTD. Full time**Responsibilities** - Develop detailed verification plans based on design specifications and architectural requirements. - Create and maintain testbenches for complex digital designs using SystemVerilog and UVM (Universal Verification Methodology). - Write, debug, and execute test cases to verify functionality, performance, and power consumption of our SoC...
Senior Staff/staff Design Verification Engineer
2 weeks ago
.
Meet the Team
As a Design Verification Engineer, you will be responsible for ensuring the correctness and functionality of complex digital designs, particularly those involving analog and mixed-signal components. Your expertise in cosimulation will play a crucial role in verifying interactions between digital and analog blocks. Below are the key responsibilities and qualifications for this role:
Duties & Responsibilities:
- Digital AMS Cosimulation:
- Develop and maintain a cosimulation environment that allows seamless verification between digital RTL (Register Transfer Level) modules and analog/mixed-signal models (SV, Verilog A, VAMS, C/C++) or spices netlist.- Verify interactions, data exchange, and communication between these different representations of the design.- Testbench Development:
- Create System Verilog-based VMM/UVM test benches for digital components.- Specify testbench requirements and coverage plans.- Implement constrained-random sequences, agents, and environments using UVM.- Complex Verification Environments:
- Build and maintain complex and reusable verification environments using methodologies such as UVM and SystemVerilog (SV).- Write comprehensive test plans and create test benches to execute those plans.- Analyze coverage metrics, identify, and address test bench gaps, and run regressions.- File bug reports as needed.
Qualifications:
Education: A relevant degree, such as a Master’s or Bachelor’s Degree in Computer Science, Electrical Engineering, Computer Engineering, or related fields.
Skills:
- Proficiency in System Verilog, Assertion-based Formal Verification and UVM.- Familiarity with Verilog, Verilog A, C, and TCL- Knowledge of industry-standard interfaces.- Tools proficiency in Xcelium, Spectre, Questasim, Symphony- Scripting skills in languages like Python or Perl is a plus
Experience:
Ideally, 10-15 years of industry experience.
Benefits & Perks:
- You can look forward to the following benefits:_- Employee Stock Purchase Plan (ESPP)- Insurance plans with Outpatient cover- Flexible work policy
LI-Hybrid
LI-DK1
- Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law._
