Staff Engineer, Design Verification

4 weeks ago


Singapore SEARCH STAFFING SERVICES PTE. LTD. Full time
Roles & Responsibilities

Our client is a leading startup in the semiconductor field and a leader in designing ultra low-power microprocessors. The Singapore office houses the Product Development (PD) team which will be working on projects.

Staff Engineer, Design Verification (System Verilog)

Responsibilities:

You will be responsible for verifying digital and mixed-signal designs, including systems-on-chip with multiple CPUs, digital signal processors, security hardware, and other logic for IoT applications.


• The right candidate will be a self-starter who assumes full ownership of DV tasks and delivers high-quality results.


• Develop test plans at block, sub-system, and chip level.


• Execute SoC-based verification at full-chip.


• Write C-based lib packages and tests.


• Architect and implement scalable and reusable test benches using SystemVerilog and UVM.


• Develop comprehensive test cases, stimulus generation, and checkers to achieve high coverage.


• Automating the test environment for randomized testing and scoreboarding.


• Utilize advanced debugging techniques to identify and resolve design and verification issues.


• Perform root-cause analysis and work with design teams to fix identified issues


• Define and track functional and code coverage metrics to ensure thorough verification.


• Ensure that verification quality meets or exceeds industry standards and project requirements.


• Edge-based AI inference is preferred.

Requirements


• BSEE /MSEE 5-8 years Degree of experience in block, sub-system, and full-chip verification


• Should have delivered multiple chips functioning to Specification.


• Identify and manage verification deliverables, milestones, and schedules.


• Proactively identify potential verification risks and develop mitigation strategies.


• Collaborate with design, architecture, and software teams to understand and verify design intent.


• Communicate verification progress, issues, and results to stakeholders and management.


• Strong in understanding multiple architectures, integrating 3rd party IPs/VIPs, and working with mixed-signal designs with low-power design and verification challenges


• Strong understanding/exposure to Design Verification for low-power battery-operated designs is highly desired.


• C-based verification in an SoC environment is required


• Experience with ARM processor-based designs and low-power design techniques is a plus.


• Languages: SystemVerilog (UVM), Verilog, C/C++, Python, Perl or Makefile


• Technologies: ARM M/RISC-V (Preferred), AMBA AXI/AHB/APS, DMA, Flow Control, Serial Devices, Qo5


• Preferred technologies: MIPI(CSI/DSI), Crypto, OTP, DSP, Low-Power

Interested applicants, kindly send in a copy of your updated resume in WORD document to hr@searchstaffing.com.sg stating your current and expected remuneration together with notice period required to current employer.

You can also contact Vincent Low for a confidential discussion at 6749 4236.

EA Personnel Registration No: R1324700

Tell employers what skills you have

Perl
Hardware
ARM
Documentation Skills
Digital Signal Processors
Test Cases
EDA
UVM
SoC
SystemVerilog
Flash
Functional Verification
ASIC
Debugging
Verilog
OVM
VLSI

  • Singapore XINPAL PTE. LTD. Full time

    **Responsibilities** - Develop detailed verification plans based on design specifications and architectural requirements. - Create and maintain testbenches for complex digital designs using SystemVerilog and UVM (Universal Verification Methodology). - Write, debug, and execute test cases to verify functionality, performance, and power consumption of our SoC...


  • Singapore WILSONHCG SINGAPORE PTE. LTD. Full time

    **Title**:Senior Staff Design Verification Engineer(SoC) **Location**:Singapore **About the role**: Our client is a global Precision Semiconductor Manufacturing business. They are market leaders in the development of ultra-low-power semiconductor solutions globally. The company aims to pushin the boundaries of energy efficiency and enabling a new...


  • Singapore Ambiq Full time

    **Company Overview**: **Staff Engineer - Design Verification** **Responsibilities**: **Specific Responsibilities**: - Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP's, automate test env for randomized testing and score boarding. - Utilize UVM to create drivers,...


  • Central Singapore Ambiq Micro Full time

    Singapore, Central, Singapore **Company Overview**: **Staff Engineer - Design Verification**: **Responsibilities**: **Specific Responsibilities**: - Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP’s, automate test env for randomized testing and score boarding. -...


  • Central Singapore Ambiq Micro Full time

    **Company Overview**: **Staff Engineer - Design Verification** **Responsibilities**: **Specific Responsibilities**: - Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP’s, automate test env for randomized testing and score boarding. - Utilize UVM to create drivers,...


  • Singapore Ambiq Full time

    Join to apply for the Sr. Staff Engineer, Design Verification role at Ambiq 1 week ago Be among the first 25 applicants Join to apply for the Sr. Staff Engineer, Design Verification role at Ambiq Get AI-powered advice on this job and more exclusive features. Company Overview Ambiq's mission is to enable intelligence everywhere by delivering the lowest...


  • Singapore Ambiq Full time

    Join to apply for the Sr. Staff Engineer, Design Verification role at Ambiq 1 week ago Be among the first 25 applicants Join to apply for the Sr. Staff Engineer, Design Verification role at Ambiq Get AI-powered advice on this job and more exclusive features. Company Overview Ambiq's mission is to enable intelligence everywhere by delivering the lowest...


  • Singapore OVT group Full time

    Description: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Position Overview: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal...


  • Singapore OMNIVISION Full time

    Description: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...