Design Verification Engineer

2 weeks ago


Singapore HKM HR MANAGEMENT PTE. LTD. Full time

Responsibilities:

  • Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design.
  • Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance.
  • Develop reusable testbenches, test cases using constrained-random and directed methods, and verification modules for both block and system levels.
  • Create a regression strategy, methodology, and scripting tools, ensuring comprehensive function coverage and addressing verification gaps before design releases and tape-out.
  • Collaborate with design engineers to troubleshoot and resolve simulation issues.
  • Provide support to test engineers during post-silicon validation.
  • Mentor and guide team members and junior engineers, aiming to enhance verification efficiency.

Requirements:

  • Master in Electrical Engineering or equivalent with 8 years of relevant working experience/ PhD in Electrical Engineering or equivalent with 3 years working experience.
  • Extensive understanding of UVM/OVM, Semiformal Verification, assertion-based verification, and hardware-software co-verification methodology.
  • Skilled in Verilog, SystemVerilog, Python, Perl, TCL, Shell scripting, C/C++, SystemC, and assembly coding for industry-standard ISAs.
  • Familiar with MIPI, AMBA (APB/AHB/AXI) bus protocols, RISC-V/ARM, or DSP cores.
  • Experience in verifying designs at RTL and post-P&R gate levels.

__________________________________________________________

HOW TO APPLY :

Interested candidates, please submit your resume by clicking on “Quick Apply” or contact for more details.

Please provide following information in the resume for immediate processing

1) Reasons for leaving current and/or last employment

2) Last drawn and/or current salary

3) Expected salary

4) Date of availability and/or Notice Period

All applications will be treated in strictest confidence and only shortlisted candidates will be notified

Wee Wai Dan

EA License No : 03C5391

EA Reg No : R

#J-18808-Ljbffr

  • Singapore OMNIVISION Full time

    Description: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...


  • Singapore HKM HR MANAGEMENT PTE. LTD. Full time

    Responsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random and...


  • Singapore NUWAY CFR PTE. LTD. Full time

    Roles & ResponsibilitiesOne of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years. · Technical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC...


  • Singapore NUWAY CFR PTE. LTD. Full time $90,000 - $120,000 per year

    One of our US Global Semiconductor IC design is growing their design teams in Singapore.Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years.Technical Requirements:o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC verification strategieso...


  • Singapore BITSILICA PTE. LTD. Full time

    **Design Verification Engineer** Experience : 4+ Years Salary Range :SGD 6500-8500 **Skills Required**: FPGA SoC Verification Skills ASIC SoC Verification Skills System Verilog and UVM Skills Automation Skills. IP Verification Skills Low power UPF based verification skills **Technical Expertise** Languages :Verilog, System Verilog, C,...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    **This will be a permanent position based in Jurong East **Scope of Work** - Produce detailed module level and SoC level testplans - Create ASIC verification environment (stimulus, checkers, assertions, monitors and scoreboards). - Produce directed and constrain-random verification functional tests - Run simulation using EDA tools to verify functional spec...


  • Singapore NUWAY CFR PTE. LTD. Full time

    One of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years. • Technical Requirements: o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC verification strategieso...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Position Overview: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal...


  • Singapore GMP Group Full time

    Perform design verification & validation of new products for medical and other mission-critical systems - Analyze the products and design specifications to create reliable and thorough verification procedures to determine if the products’ functionality work as intended with all the verification results clearly documented within the official verification...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    About the job Design Verification Manager Description As a Design Verification Manager, you are expected to carry out the following responsibilities. Be in-charge of a passionate verification team that is constantly pushing the limits developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++...