Design Verification Engineer
Found in: Talent SG 2A C2 - 2 weeks ago
JOB DESCRIPTION
In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition
• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.
• Develop ASIC verification environment including all the respective components such as stimulus, checkers, assertions, monitors and scoreboards.
• Develop directed and constrain-random verification functional tests and simulate using EDA tools to verify functional spec is working
• Execute verification plans, including design bring-up, DV bring-up, regression enabling for all the features.
• Collaborate with digital design team to debug functional testcases and deliver functionally correct designs
The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment
JOB REQUIREMENTS
· BSEE or MSEE, entry level
· Strong communication, analytical and documentation skills and ability to interface with other groups
· Strong VLSI functional verification experience, preferably with exposure to complex, high speed custom VLSI products
· Strong hardware functional verification language and Object-oriental language development skill. Prefer with SystemVerilog/ UVM experience
· Familiar with ASIC verification methodology, tools, and development flow
· Working experience or familiar with Ethernet L2/L3 switch/router, SOC, AMBA bus, high-speed IO (USB-2/3, PCIe gen2/3, SATA), Flash controller, or CPU peripherals
Tell employers what skills you have
Hardware
Documentation Skills
Test Cases
EDA
UVM
IP
FPGA
SoC
SystemVerilog
Ethernet
Flash
Functional Verification
ASIC
Debugging
Verilog
VLSI
-
Design Verification Engineer
2 weeks ago
Singapore Zentact Systems Full timeRoles & ResponsibilitiesRole : Design Verification EngineerDuration: 12 Months (extendable /convertible to permanent )Location; SingaporeJob Description:Work as a member of a cross geographic pre_silicon verification team to verify a next generation FPGA SoC.Design, architecture team to verify micro-architecture and design across multiple platformsJob...
-
Design Verification Engineer
1 week ago
Singapore Ethos Search Associates Pte Ltd Full timeThis will be a permanent position based in Jurong East Scope of Work Produce detailed module level and SoC level testplans Create ASIC verification environment (stimulus, checkers, assertions, monitors and scoreboards). Produce directed and constrain-random verification functional tests Run simulation using EDA tools to verify functional spec works as...
-
ASIC Design Engineer
1 week ago
Singapore Recruit Expert Pte. Ltd. Full timeWork closely with design engineers and architects to define, document and implement detailed test plans for the SoC design verification.Create and maintain infrastructure/environment for automation verification of SoC architecture, function and performance.Build reusable testbench, constrained-random/directed test cases, and verification associated...
-
Design Verification Engineer
Found in: Talent SG 2A C2 - 2 weeks ago
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definitionDevelop detailed module level and SoC level testplans for all the functional features, based on the design spec.Develop ASIC verification environment including all the respective components such as stimulus,...
-
Design Verification Engineer
2 weeks ago
Singapore REALTEK SINGAPORE PRIVATE LIMITED Full timeJOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition Develop detailed module level and SoC level testplans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...
-
Design Verification Engineer
1 week ago
Singapore Zentact Systems Pte. Ltd. Full timeRole : Design Verification EngineerDuration: 12 Months (extendable /convertible to permanent )Location Singapore Job Description:Will be working as a member of a cross geographic pre_silicon verification team to verify a next generation FPGA SoC.Will be working with design, architecture team to verify micro-architecture and design across multiple...
-
ASIC Design Engineer
Found in: Talent SG 2A C2 - 2 weeks ago
Singapore RECRUIT EXPERT PTE. LTD. Full timeRoles & Responsibilities Work closely with design engineers and architects to define, document and implement detailed test plans for the SoC design verification. Create and maintain infrastructure/environment for automation verification of SoC architecture, function and performance. Build reusable testbench, constrained-random/directed test cases, and...
-
Design Verification Engineer
Found in: Talent SG 2A C2 - 2 weeks ago
Singapore ZENTACT SYSTEMS PTE. LTD. Full timeRoles & ResponsibilitiesRole : Design Verification EngineerDuration: 12 Months (extendable /convertible to permanent )Location; Singapore Job Description: Will be working as a member of a cross geographic pre_silicon verification team to verify a next generation FPGA SoC. Will be working with design, architecture team to verify micro-architecture and...
-
Design Verification Engineer
2 weeks ago
Singapore Hkm Hr Management Pte. Ltd. Full timeResponsibilities:Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design.Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance.Develop reusable testbenches, test cases using constrained-random and directed...
-
Senior Staff Design Verification Engineer
Found in: Talent SG 2A C2 - 2 weeks ago
Singapore SILICON LABORATORIES INTERNATIONAL PTE. LTD. Full timeRoles & ResponsibilitiesAbout the TeamThe Digital Subsystems team is responsible for the research and development of digital architectures and IPs from concept to production. We develop compute engines (AI/ML), processors (RISC-V), accelerators, peripherals and system IP. Our activities include advanced research & development, high-level modeling,...
-
Senior Staff Design Verification Engineer
2 weeks ago
Singapore Silicon Laboratories International Pte. Ltd. Full timeAbout the Team The Digital Subsystems team is responsible for the research and development of digital architectures and IPs from concept to production. We develop compute engines (AI/ML), processors (RISC-V), accelerators, peripherals and system IP. Our activities include advanced research & development, high-level modeling, architecture, RTL design,...
-
IC R&D Design/Verification Engineer
1 week ago
Singapore Avago Technologies International Sales Pte. Limited Full timeWe are seeking highly skilled and motivated engineers to join our team in the growth area of Mixed-Signal/Analog IC Product Development for use in Data Center Enterprise Storage applications. In this role you will be responsible for supporting the development of the most advanced semiconductor devices to support stringent high capacity storage needs across...
-
IC R&D Design/Verification Engineer
Found in: Talent SG 2A C2 - 2 weeks ago
Singapore AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED Full timeRoles & ResponsibilitiesWe are seeking highly skilled and motivated engineers to join our team in the growth area of Mixed-Signal/Analog IC Product Development for use in Data Center Enterprise Storage applications. In this role you will be responsible for supporting the development of the most advanced semiconductor devices to support stringent high...
-
Staff/Senior Design Engineer
Found in: Talent SG 2A C2 - 2 days ago
Singapore ETHOS TECH ONE PTE. LTD. Full timeRoles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs with...
-
Sr /IC Design Engineer (Design Verification)
Found in: Talent SG 2A C2 - 2 weeks ago
Singapore ETHOS TECH ONE PTE. LTD. Full timeRoles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs...
-
Sr /IC Design Engineer (Design Verification)
1 week ago
Singapore Ethos Tech One Pte. Ltd. Full timeJob DescriptionsDevelop and Review Test Plan based on IC design specificationDevelop constrained-Random verification environment for complex DUTDevelop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCsImplement coverage matrix using cover point and assertionCreate and debug tests for DUTResolve bugs with remote...
-
Staff/Senior Design Engineer
2 days ago
Singapore Ethos Tech One Pte. Ltd. Full timeJob DescriptionsDevelop and Review Test Plan based on IC design specificationDevelop constrained-Random verification environment for complex DUTDevelop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCsImplement coverage matrix using cover point and assertionCreate and debug tests for DUTResolve bugs with remote...
-
Sr /IC Design Engineer (Design Verification)
Found in: Talent SG 2A C2 - 1 week ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full timeRoles & ResponsibilitiesJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs Implement coverage matrix using cover point and assertion Create and debug tests for DUT Resolve bugs with...
-
Sr /IC Design Engineer (Design Verification)
1 week ago
Singapore Ethos Search Associates Pte. Ltd. Full timeJob DescriptionsDevelop and Review Test Plan based on IC design specificationDevelop constrained-Random verification environment for complex DUTDevelop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCsImplement coverage matrix using cover point and assertionCreate and debug tests for DUTResolve bugs with remote...
-
Senior Design Verification Engineer
1 week ago
Singapore Realtek Singapore Private Limited Full timeJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition. Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.. Develop ASIC verification environment including all the respective components such as stimulus,...