Sr. Manager Test Engineering

**What you do at AMD changes everything**

We care deeply about transforming lives with AMD technology to enrich our industry, our communities and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence, while being direct, humble, collaborative and inclusive of diverse perspectives. This is who we are at our best. One Company. One Team.

AMD together we advance_

**Sr. Manager Test Engineering**

The product verification team is seeking a DFT lead engineer to join exciting career on Scan, MBIST, iJTAG test development of latest 7nm MPSoC (Multi Processor System on Chip) products and beyond. The IPs range from ARM based Processor to critical IPs which provide automotive, data centre, machine learning and high-speed communication solutions. You will work closely with designers to make sure DFT structures are correctly inserted, with test engineers to make sure ATE test programs can be generated from the DFT (ATPG, MBIST) tools, with product engineers to make sure scan/mbist production test can run seamlessly and stable, and with yield engineers to debug and root-cause failures/defects. You will also be creating RTL design utilizing FPGA fabric resources to build communication logic for stimulus and response delivery between device and ATE.

Key responsibilities include but are not limited to:

- Manage DFT engineering team located in AMD Singapore
- Work closely with design team and make sure DFT structures are correctly inserted.
- Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs.
- Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay fault models
- Responsible for testing other parts of the design, including memory, mixed-signal, I/Os, custom LBISTs & MBISTs, 1149.1 JTAG and IJTAG
- Responsible to develop Firmware driven cost-effective test strategies/methodologies with built-in diagnosis capability to enable efficient debugging and fault isolation on bench/ATE
- Collaborate closely with the New Product Introduction and Test/Product teams to ensure timely delivery of robust test patterns, and manage debugging of pattern issues on bench/ATE to root cause the problem
- Assist in Diagnosis and Yield enhancement through product lifecycle
- Develop an adaptive and cohesive team to take up any challenging tasks entrusted by management

**Qualifications**:

- MS or Ph.D. in Electrical/Electronic/Computer Engineering
- 5-10 years of experience as DFT engineer
- Experience in creating and implementing complex chip-level DFT architecture
- Experience in DFT implementation including Scan and Scan Compression at IP and SoC level
- Experience with DFT tools, ATPG (Stuck-At, At-Speed, Path-Delay) and scan compression.
- Knowledge of MBIST is a plus.
- Proficient in logic design using Verilog and experience in synthesis and STA
- Experience in developing test benches and simulation in RTL/GATE/SDF environments
- Knowledge of FPGA synthesis and design flow is a plus
- Experience with post-silicon debug and bench equipment (e.g., oscilloscope and logic analyser)
- Strong technical ability to lead a team of five DFT engineers
- Good communication skills, works well in a group environment that spans across continents
- Comfortable in Linux environment and writing/using scripting languages such as Perl, Tcl, etc

**LOCATION**:
Singapore
- AMD does not accept unsolicited resumes from headhunters, recruitment agencies or fee based recruitment services. AMD and its subsidiaries are equal opportunity employers and will consider all applicants without regard to race, marital status, sex, age, color, religion, national origin, veteran status, disability or any other characteristic protected by law. EOE/MFDV_
- #LI-SP2_

**Requisition Number**:185362
**Country/Region/Location**:Singapore **State/Province**:Singapore **City**:Singapore
**Job Function**:Reliability & Test