Current jobs related to Dft Engineer - Singapore - INTEL

  • DFT Engineer

    2 weeks ago

    Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time

    Roles & ResponsibilitiesJob Overview: We are seeking an experienced AI Chip DFT (Design for Test) Engineer to lead the design and implementation of test architectures for our advanced AI chip designs, ensuring efficient and reliable testing processes. This role involves taking ownership of integrating DFT circuits (Scan, Mbit, Memory repair, Bscan),...

  • DFT Engineer Opportunities

    2 days ago

    Singapore beBeeDft Full time $120,000 - $150,000

    We are seeking a skilled Digital Fault Tolerance (DFT) Engineer to join our team.Job Description:The successful candidate will be responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs. This includes designing and testing digital logic using Scan Compression, Stuck-at, Transition and Path-Delay fault models. Additionally, the...

  • Senior DFT Engineer

    4 weeks ago

    Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Roles & ResponsibilitiesKey Responsibilities:Work closely with design team and make sure DFT structures are correctly inserted. Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs. Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay...

  • Senior Dft Engineer

    2 days ago

    Singapore MDE CAPITAL CONSULTANCY PTE. LTD. Full time

    5 years exp **Roles & Responsibilities** Working Hours : 9AM - 6PM Working days : 5 Days Salary : 7500 - 8500 ( Depending on experience ) **Responsibilities**: - Define SoC DfT architecture and DfM concept - Implement and verify DfT measures to meet product specifications and production requirements - Work closely with cross-function teams (design,...

  • Sr/ DFT Engineer

    2 weeks ago

    Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Roles & ResponsibilitiesKey responsibilities:Work closely with design team and make sure DFT structures are correctly inserted. Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs. Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay...

  • DFT Architect

    1 week ago

    Singapore beBeeDigitalFaultTolerance Full time

    Job SummaryWe are seeking a seasoned Digital Fault Tolerance (DFT) Engineer to join our team. In this role, you will work closely with our design team to ensure the correct insertion of DFT structures. Additionally, you will be responsible for developing and implementing DFT schemes on hard-IPs in FPGAs. You will also develop and implement techniques to test...

  • Sr/ DFT Engineer

    2 weeks ago

    Singapore ETHOS TECH ONE PTE. LTD. Full time

    Roles & ResponsibilitiesKey responsibilities:Work closely with design team and make sure DFT structures are correctly inserted. Responsible for developing, implementing and verifying DFT schemes on hard-IPs in FPGAs. Responsible for developing and implementing techniques to test digital logic, using Scan Compression, Stuck-at, Transition and Path-Delay...

  • Dft Engineer

    2 days ago

    Singapore Bitdeer Technologies Group Full time

    **About Bitdeer**: Bitdeer Technologies Group (Nasdaq: BTDR) is a leader in the blockchain and high-performance computing industry. It is one of the world's largest holders of proprietary hash rate and suppliers of hash rate. Bitdeer is committed to providing comprehensive computing solutions for its customers. The company was founded by Jihan Wu, an early...

  • Lead DFT Specialist

    21 hours ago

    Singapore beBeeFault Full time $120,000 - $160,000

    Job Overview:As a Senior DFT Engineer, you will play a key role in the development and implementation of Digital Fault Tolerance (DFT) schemes on hard-IPs in FPGAs.Key responsibilities include working closely with the design team to ensure correct insertion of DFT structures, developing and verifying complex chip-level DFT architectures, and implementing...

  • Staff DFT Digital Design Engineer

    3 weeks ago

    Singapore Marvell Technology Full time

    Join to apply for the Staff DFT Digital Design Engineer role at Marvell Technology 2 days ago Be among the first 25 applicants Join to apply for the Staff DFT Digital Design Engineer role at Marvell Technology Get AI-powered advice on this job and more exclusive features. About MarvellMarvell's semiconductor solutions are the essential building blocks of...

Dft Engineer

2 weeks ago

Singapore INTEL Full time

Business Group Overview : As an integral part of Intel's IDM 2.0 strategy, the Corporate Planning Group (CPG) is established matrix reporting to CEO, to drive world-class operational execution and superb centralized planning to address our customers' needs. CPG will accelerate the success of IDM 2.0 and enable business priorities across internal manufacturing, external manufacturing, and support all our customers for growth and success. This new organization will maximize impact with cross-BU, TD, and Manufacturing alignment, display independence for our external wafer sourcing and IFS customers and bring us closer together as One Intel. Job Description : This position will be part of the CPG Foundry Technology and Engineering (FTE) team chartered with accelerating product leadership through strong collaboration and execution with our 3rd party Foundry, Assembly and Test suppliers. FTE manages Foundry and OSAT to deliver compelling, timely, Intel-aligned technology and enable Intel to leverage it most effectively for hybrid, leadership product design and manufacturing. Intel's market ambitions, our die disaggregation strategy, and increased 5nm/3nm/2nm usage are all driving a non-linear expansion of external foundry usage. FTE seeks a dynamic DFT Engineer responsible for, but not limited to : Defining design-for-test methods for products that are manufactured in external foundries. Partners with the manufacturing teams and the foundries to define and drive implementation of DFT structures for logic, memory, high-speed I/Os, analog circuits that maximize benefits from external process nodes for production test time reduction, yield improvement, and reduced outgoing product quality. Works with EDA vendors to define enhancements to test CAD tools. Engages with external design services companies to implement design-for-test features as needed. Design and verify DFT structures when needed. Create, simulate and verify Scan ATPG patterns as needed. Create functional tests and corresponding test patterns as needed. Support silicon brings up test patterns. Performs diagnosis of test patterns on silicon. Participate/drive failure analysis in silicon production

**Qualifications**:
**Inside this Business Group**:
Intel's Sales and Marketing (SMG) organization works with global customers and partners to solve critical business problems with Intel based technology solutions. SMG works across business units to amplify the customer voice and deliver solutions that accelerate their business. We work across numerous industries, including retail, enterprise and government, cloud services and healthcare as examples. The operations team focuses on forecasting, driving alignment with factory production and delivering efficiency tools and our marketing capability drives demand and localized marketing in locations around the globe. Our sales force navigates a complex partner and customer ecosystem while shaping product roadmaps, driving value for our customers, and collaborating to harness emerging technology trends to deliver comprehensive solutions.

**Other Locations**:
TW,Hsinchu

**Posting Statement**:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

**Benefits**:
**Working Model**:
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
**In certain circumstances the work model may change to accommodate business needs.**
JobType

Hybrid