Physical Chip Design Engineer
2 weeks ago
**Responsibilities**:
- **Develop Low-Power Design Workflows**:
Own the design process to minimize power consumption while ensuring performance and reliability using advanced tools and techniques.
- **Full-Chip Floor Planning and Routing**:
Lead floor planning and place-and-route efforts to optimize chip area and meet performance, area, and power goals.
- **Power Network Design**:
Create and analyze robust power networks to ensure performance, minimize losses, and support low-power goals.
- **Timing Closure and Signoff**:
Collaborate with teams to resolve timing issues and manage power and signal integrity for design verification.
- **Physical Verification (DRC and LVS)**:
Ensure compliance with layout and manufacturing rules through DRC and LVS for a tape-out-ready design.
- **Cross-Team Collaboration**:
Work with engineers across functions to align designs with chip architecture and solve design challenges.
- **Continuous Improvement**:
Stay updated on design advancements and improve workflows for better efficiency and low-power optimization.
**Requirements**:
- **Educational Background**:
Bachelor’s degree or higher in Electronics, Computer Science, Electrical Engineering, or a related field. Advanced degrees (Master’s/Ph.D.) are a plus.
- **Experience**:
Minimum X years in physical design with a focus on high-performance, low-power designs. Must have tape-out experience and familiarity with advanced semiconductor technologies (12nm and below).
- **Technical Expertise**:
Proficient in full-chip floor planning, place-and-route, and physical verification (DRC and LVS). Strong knowledge of power network design, IR drop analysis, and timing closure with static timing analysis (STA) tools like PrimeTime.
- **Software Knowledge**:
Experience with tools such as Synopsys IC Compiler, Cadence Innovus, and scripting languages like Perl, TCL, and Python.
- **Place-and-Route Experience**:
Hands-on expertise in place-and-route methodologies for optimizing performance, power, and area.
- **Soft Skills**:
Excellent communication and collaboration skills to work effectively in multidisciplinary teams. Strong problem-solving and critical thinking abilities to address design challenges.
- **Preferred Skills**:
Experience with advanced low-power techniques, deep sub-micron technologies (7nm, 5nm, etc.), multi-voltage designs, and design-for-manufacturing (DFM) principles.
-
Physical Chip Design Engineer
3 weeks ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full timeWe are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven ability to oversee full-chip physical design workflows from floor planning to signoff....
-
Physical Chip Design Engineer
3 weeks ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesJob Overview:We are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This role requires a deep understanding of advanced semiconductor technologies and the proven ability to oversee full-chip physical design...
-
Physical Chip Design Engineer
7 days ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full timeRoles & ResponsibilitiesJob Overview: We are seeking a motivated and detail-oriented Junior Physical Chip Design Engineer to contribute to the development of low-power, high-performance chip designs. This role will involve learning and assisting in full-chip physical design workflows, including floor planning, place-and-route, power network design, and...
-
Physical Chip Design Engineer
2 weeks ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time**Job Overview**: **Key Responsibilities**: - Lead the development and optimization of low-power physical design workflows to enhance energy efficiency. - Oversee full-chip floor planning and place-and-route management to ensure optimal performance, power, and area utilization. - Architect and optimize power distribution networks to maintain power integrity...
-
Physical Chip Design Engineer
2 weeks ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time**Job Overview**: **Key Responsibilities**: - Assist in the optimization of low-power physical design processes. - Support full-chip floor planning activities to achieve performance, power, and area targets. - Contribute to the design and analysis of power distribution networks. - Participate in timing closure, power integrity, and signal integrity analysis...
-
Semiconductor Chip Designer
5 days ago
Singapore beBeePhysicalDesign Full timePhysical Design EngineerWe are seeking a skilled Physical Design Engineer to fill this position. As a Physical Design Engineer, you will be responsible for the entire process from RTL to GDS, ensuring the successful implementation of complex semiconductor chips. You will focus on block-level timing closure, formal checks, low power checks, power analysis,...
-
Physical Designer
2 weeks ago
Singapore beBee Careers Full timePhysical Design Engineer RoleSynopsis:A skilled Physical Design Engineer is required to lead the entire process from RTL to GDS, ensuring successful implementation of complex semiconductor chips.Main Responsibilities:Assist in physical design process, overseeing RTL to GDS implementation for semiconductor chips.Achieve block-level timing closure by...
-
Senior Physical Design Engineer
3 days ago
Singapore Sunlune Singapore Full time6 days ago Be among the first 25 applicants Direct message the job poster from Sunlune Singapore Strategize and Lead Low-Power Design Initiatives: Define and execute strategies for achieving low-power, high-performance physical design. Lead the development of innovative workflows and methodologies to minimize power consumption while ensuring design...
-
Senior Chip Designer
5 days ago
Singapore beBeePhysicalDesign Full timeJob DescriptionWe are seeking a highly skilled Physical Design Engineer to join our team. The successful candidate will be responsible for leading the physical design lifecycle, from Netlist to GDSII, and ensuring high-quality outcomes at every stage.Collaborate with cross-functional teams to develop comprehensive chip floorplans, clock architectures, and...
-
Senior Chip Design Innovation Lead
2 weeks ago
Singapore beBeeSemiconductor Full timeJob Overview:We are seeking a highly skilled Senior Physical Chip Design Engineer to drive innovation in power efficiency and performance of low-power, high-performance chip design processes. This role requires advanced semiconductor technology expertise and full-chip physical design workflow oversight from floor planning to signoff.Key Responsibilities:Lead...