Sr /ic Design Engineer (Design Verification)

7 days ago


Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

**Job Descriptions**
- Develop and Review Test Plan based on IC design specification
- Develop constrained-Random verification environment for complex DUT
- Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs
- Implement coverage matrix using cover point and assertion
- Create and debug tests for DUT
- Resolve bugs with remote designers

**Requirements**:

- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering with min 1 year of experience
- Hands-on experience in Silicon/ IP verification using SystemVerilog/ UVM
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL) Experience with designing with FPGA using Vivado is a plus

Ethos Search Associates Pte. Ltd.

EA Licence No: 13C6655
EA Reg No: R1109557 Rose



  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    **Job Descriptions** - Develop and Review Test Plan based on IC design specification - Develop constrained-Random verification environment for complex DUT - Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs - Implement coverage matrix using cover point and assertion - Create and debug tests for DUT - Resolve bugs with remote...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Roles & ResponsibilitiesJob DescriptionsDevelop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion...

  • Verification Engineer

    11 hours ago


    Singapore CHIPGLOBE ASIA PACIFIC PTE. LTD. Full time

    JOB DESCRIPTION: - Perform with various activities on RTL design implementation and verification at SoC level. - Responsible for RTL coding, logical synthesis, functional test plan, test bench development, RTL and gate-level simulation/verification, code coverage, formal verification, test vector generation and design documentation. - Work and provide high...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug...


  • Singapore beBeeVerification Full time $125,000 - $175,000

    Senior Verification Engineer for Digital IC DesignJob Description:We are seeking a highly skilled Senior Verification Engineer to join our team. The ideal candidate will have extensive experience in digital design verification, including SoC and IP block development.The successful candidate will be responsible for developing detailed test plans, creating...


  • Singapore beBeeVerification Full time

    Senior Verification Engineer for Digital IC Design Job Description: We are seeking a highly skilled Senior Verification Engineer to join our team. The ideal candidate will have extensive experience in digital design verification, including SoC and IP block development. The successful candidate will be responsible for developing detailed test plans,...


  • Singapore Ethos Search Associates Pte Ltd Full time $90,000 - $120,000 per year

    Job DescriptionsDevelop and Review Test Plan based on IC design specificationDevelop constrained-Random verification environment for complex DUTDevelop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performanceImplement coverage matrix using cover point and assertionCreate and debug tests for...


  • Singapore Ethos Search Associates Pte Ltd Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and...


  • Singapore beBeeVerification Full time $90,000 - $120,000

    IC Design Engineer Job Opportunity As a key member of our team, you will be responsible for designing and verifying complex integrated circuits. Develop and review test plans based on IC design specifications Create constrained-random verification environments for complex DUTs Develop and modify testbenches and test programs using UVM-SV for pre-silicon...