Senior Design Verification Engineer

3 weeks ago


Singapore EnviroDynamics Solutions Pte Ltd Full time

Direct message the job poster from EnviroDynamics Solutions Pte Ltd
Director at EnviroDynamics Solutions Pte Ltd - Headhunter for Engineering/IT & Healthcare sectors
Job Description:
As a Senior Verification Engineer, you will play a crucial role in ensuring the quality and reliability of our complex ASIC designs. Your responsibilities will include:
Test Plan Development:
Creating detailed test plans for module-level and SoC-level verification, aligning with design specifications.
Verification Environment Development:
Building robust verification environments using SystemVerilog and UVM, incorporating stimulus generation, checkers, assertions, monitors, and scoreboards.
Functional Verification:
Developing and executing directed and constrained-random test cases to verify functional correctness.
Regression Test Execution:
Managing and executing regression test suites to ensure consistent quality.
Debug and Analysis:
Collaborating with design teams to debug functional issues and drive design improvements.
Job Requirements:
Bachelor's or Master's degree in Electrical Engineering or Computer Science.
Strong understanding of digital design concepts and verification methodologies.
Proficiency in SystemVerilog and UVM.
Experience with ASIC design flows and tools.
Familiarity with high-speed interfaces like Ethernet, USB, PCIe, and SATA.
Excellent problem-solving and analytical skills.
Strong communication and collaboration abilities.
Preferred Qualifications:
Experience with complex SoC verification, including CPU, memory subsystems, and I/O interfaces.
Knowledge of formal verification techniques.
Experience with scripting languages (Python, Perl).
If you're passionate about verification, enjoy working with cutting-edge technologies, and thrive in a fast-paced environment, we encourage you to apply.
Interested candidates kindly click the
APPLY NOW
button.
By submitting your personal data and/or resume, you give consent to the collection, use and disclosure of your personal data and/or resume by the company (or its agent) for the purpose of the processing and administration by the company relating to this job application.
EnviroDynamics Solutions Pte Ltd
Reg. No: R1324803
EA License No.: 12C6285
Seniority level
Mid-Senior level
Employment type
Full-time
Job function
Engineering and Information Technology
Industries
Human Resources Services
#J-18808-Ljbffr



  • Singapore SEARCH STAFFING SERVICES PTE. LTD. Full time

    Job DescriptionWe are seeking an experienced Senior Verification Engineer to join our team in Singapore. The successful candidate will be responsible for verifying digital and mixed-signal designs, including systems-on-chip with multiple CPUs, digital signal processors, security hardware, and other logic for IoT applications.Key Responsibilities:Develop test...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    ETHOS TECH ONE PTE. LTD. is seeking a highly skilled Senior Verification Engineer to join our team in designing and developing cutting-edge ICs.The ideal candidate will have a strong background in digital IC design, with expertise in silicon/ IP verification using SystemVerilog/UVM. They should possess excellent analytical skills, with the ability to develop...


  • Singapore SINCHIP TECHNOLOGY PTE. LTD. Full time

    Roles & ResponsibilitiesJob description Experience in UVM verification methodology Experience in developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification Disciplined, quality-minded, and ...


  • Singapore SINCHIP TECHNOLOGY PTE. LTD. Full time

    Roles & ResponsibilitiesJob description Experience in UVM verification methodology Experience in developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification Disciplined, quality-minded, and ...


  • Singapore Suresh Chips And Semiconductor Full time

    We are seeking an experienced Design Verification Engineer to join our team in the semiconductor industry. The ideal candidate will have 3+ years of hands-on experience in verification, including writing UVM tests, debugging, and working with industry-standard simulators. You will be responsible for building and executing comprehensive verification...


  • Singapore WILSONHCG SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesTitle: Senior Staff Design Verification Engineer(SoC)Location: SingaporeAbout the role:Our client is a global Precision Semiconductor Manufacturing business. They are market leaders in the development of ultra-low-power semiconductor solutions globally.The company aims to pushin the boundaries of energy efficiency and enabling a new...


  • Singapore WILSONHCG SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesTitle: Senior Staff Design Verification Engineer(SoC)Location: SingaporeAbout the role:Our client is a global Precision Semiconductor Manufacturing business. They are market leaders in the development of ultra-low-power semiconductor solutions globally.The company aims to pushin the boundaries of energy efficiency and enabling a new...


  • Singapore BITSILICA PTE. LTD. Full time

    Roles & ResponsibilitiesDesign Verification EngineerExperience : 6+ YearsSalary Range :SGD 7000-10000Skills Required:FPGA SoC Verification SkillsASIC SoC Verification SkillsSystem Verilog and UVM SkillsAutomation Skills .IP Verification SkillsLow power UPF based verification skillsTechnical ExpertiseLanguages :Verilog, System Verilog, C, C++.Verification...


  • Singapore BITSILICA PTE. LTD. Full time

    Roles & ResponsibilitiesDesign Verification EngineerExperience : 6+ YearsSalary Range :SGD 7000-10000Skills Required:FPGA SoC Verification SkillsASIC SoC Verification SkillsSystem Verilog and UVM SkillsAutomation Skills .IP Verification SkillsLow power UPF based verification skillsTechnical ExpertiseLanguages :Verilog, System Verilog, C, C++.Verification...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesPosition Overview:As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal...


  • Singapore OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full time

    Roles & ResponsibilitiesPosition Overview:As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal...


  • Singapore WILSONHCG SINGAPORE PTE. LTD. Full time

    WILSONHCG SINGAPORE PTE. LTD.We are a global Precision Semiconductor Manufacturing business, market leaders in the development of ultra-low-power semiconductor solutions globally.Our focus on innovation and sustainability has earned us recognition in the industry and made us a trusted partner for many leading manufacturers.As we continue to push the...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    About This OpportunityEthos Search Associates Pte. Ltd. is seeking an experienced Design Verification Engineer to join our team.Job Description:We are looking for a skilled Design Verification Engineer with a strong background in IC design verification using SystemVerilog and UVM. The successful candidate will be responsible for developing and reviewing test...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    JOB DESCRIPTION In this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition Develop detailed module level and SoC level testplans for all the functional features, based on the design spec. Develop ASIC verification environment including all the respective components such as stimulus,...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.• Develop ASIC verification environment including all the respective...


  • Singapore SEARCH STAFFING SERVICES PTE. LTD. Full time

    BETA You can view this job in Engineering, Manufacturing, Sciences / Laboratory / R&D Flexi-Hours $8,000 to $12,000 Monthly SEARCH STAFFING SERVICES PTE. LTD. Staff Engineer, Design Verification MCF-2024-1704240PAYA LEBAR SQUARE, 60 PAYA LEBAR ROAD 409051Permanent, Full Time Professional 10 years exp Our client is a leading startup in the semiconductor...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    JOBDESCRIPTION In this position, theindividual thoroughly understands digital design specs of variousIP blocks and SoC architecture definition Develop detailed module level and SoC level testplans forall the functional features, based on the design spec.Develop ASIC verification environment including all therespective components such as stimulus, checkers,...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    JOBDESCRIPTION In this position, theindividual thoroughly understands digital design specs of variousIP blocks and SoC architecture definition Develop detailed module level and SoC level testplans forall the functional features, based on the design spec.Develop ASIC verification environment including all therespective components such as stimulus, checkers,...


  • Singapore OmniVision Technologies Singapore Pte Ltd Full time

    Description: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...


  • Singapore REALTEK SINGAPORE PRIVATE LIMITED Full time

    Roles & ResponsibilitiesJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition• Develop detailed module level and SoC level testplans for all the functional features, based on the design spec.• Develop ASIC verification environment including all the respective...