IC Design Verification Engineer

18 hours ago


Singapore JonDavidson Pte Ltd Full time

Our client is one of the world's leading MNC in the Semiconductor industry. With increasing operational expansion in Asia Pacific, my client is now looking for a talented and strong person to fill this role. This is a contract position (12 months contract + 1 month completion bonus)based in Singapore . The role works within the digital team in Singapore that includes all disciplines required for digital design and verification . Responsibilities Work on Digital IP verification or SOC verification . Verification planning, this includes vplan writing, functional points identification and review. Implementation using different verification techniques (constraint random dynamics simulation and static formal verification). Verification closure by ensuring 100% coverage functionality are fully covered. Schedule preparation and execution adhere to plan. Requirements Degree or Masters in Electronics' Engineering (a relevant experience with 3-5 years in a semiconductor or high technology R&D environment)Experience in Digital IP verification and good understanding of microcontroller architecture . Experience in Hardware Design Language (such as VHDL or Verilog )Experience in Digital verification with various skill sets: Universal Verification Methodology (UVM)System Verilog Assertions (SVA)Formal Methodology (e.g JasperGOLD)Coverage analysis Knowledge of System Verification with Cadence Perspec TM will be an added advantage. Able to work in a multi-cultural team. Strong analytical and problem-solving skill. Able to keep up with fast moving new verification methodology. Be careful - Don't provide your



  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...

  • Verification Engineer

    2 weeks ago


    Singapore CHIPGLOBE ASIA PACIFIC PTE. LTD. Full time

    JOB DESCRIPTION: - Perform with various activities on RTL design implementation and verification at SoC level. - Responsible for RTL coding, logical synthesis, functional test plan, test bench development, RTL and gate-level simulation/verification, code coverage, formal verification, test vector generation and design documentation. - Work and provide high...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Overview Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests for DUT...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...


  • Singapore Future Technology Devices International Limited Full time

    **Department**: IC Design & Development - **Reporting To**: Manager - IC Design & Development - **Location**: Singapore - **Position Summary**: **Key Responsibilities** Digital IC Design Verification - Perform front-end verification using UVM methodology - Work with Systems and Software engineers on FPGA verification - Lead DFT related activities - Scan...

  • Senior Engineer

    7 days ago


    Singapore Bridgetek Pte Ltd Full time

    **Department**: IC Design & Development - **Reporting To**: Manager - IC Design & Development - **Location**: Singapore - **Position Summary**: **Position Summary** Perform ASIC Verification **Key Responsibilities** - Digital IC Verification - Develop and maintain verification environment for module and SOC level level using UVM methodology. - Create and...


  • Singapore Future Technology Devices International Ltd. Full time

    Department: IC Design & Development Position Summary: Key Responsibilities Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities – Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional...


  • Singapore, Central Singapore, Uni Connect Full time $80,000 - $120,000 per year

    Position: Digital IC Design Engineer As a digital IC design engineer, you will be working in a dynamic team that develops cutedging automotive Battery Management System and Optical Control IC products. Youwill be responsible for several aspects in digital IC design area such as micro -architecture, block/chip level design and implementation,...

  • Analog IC Designer

    2 weeks ago


    Singapore ZERO-ERROR SYSTEMS PTE. LTD. Full time

    About the Role Zero-Error Systems (ZES) is currently seeking a Junior Analog Integrated Circuit (IC) Designer to join our team and help us revolutionize the industry. The Analog IC Designer will work with the team on different analog IC designs for various applications including commercial, automotive and space. Key Responsibilities Development of Analog ICs...