IC Design Verification Engineer
2 days ago
Our client is one of the world's leading MNC in the Semiconductor industry. With increasing operational expansion in Asia Pacific, my client is now looking for a talented and strong person to fill this role. This is a contract position (12 months contract + 1 month completion bonus)based in Singapore . The role works within the digital team in Singapore that includes all disciplines required for digital design and verification . Responsibilities Work on Digital IP verification or SOC verification . Verification planning, this includes vplan writing, functional points identification and review. Implementation using different verification techniques (constraint random dynamics simulation and static formal verification). Verification closure by ensuring 100% coverage functionality are fully covered. Schedule preparation and execution adhere to plan. Requirements Degree or Masters in Electronics' Engineering (a relevant experience with 3-5 years in a semiconductor or high technology R&D environment)Experience in Digital IP verification and good understanding of microcontroller architecture . Experience in Hardware Design Language (such as VHDL or Verilog )Experience in Digital verification with various skill sets: Universal Verification Methodology (UVM)System Verilog Assertions (SVA)Formal Methodology (e.g JasperGOLD)Coverage analysis Knowledge of System Verification with Cadence Perspec TM will be an added advantage. Able to work in a multi-cultural team. Strong analytical and problem-solving skill. Able to keep up with fast moving new verification methodology. Be careful - Don't provide your
-
Senior Engineer
5 hours ago
Singapore FUTURE TECHNOLOGY DEVICES INTERNATIONAL LIMITED Singapore Branch Full timeRoles & Responsibilities Digital IC Design Verification Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional issues found in taped-out...
-
Sr/ IC Design Engineer
1 week ago
Singapore ETHOS TECH ONE PTE. LTD. Full timeJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...
-
Sr/ IC Design Engineer
1 week ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full timeJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...
-
Sr/ IC Design Engineer
1 week ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full timeJob Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...
-
Singapore Future Technology Devices International Limited Full time**Department**: IC Design & Development - **Reporting To**: Manager - IC Design & Development - **Location**: Singapore - **Position Summary**: **Key Responsibilities** Digital IC Design Verification - Perform front-end verification using UVM methodology - Work with Systems and Software engineers on FPGA verification - Lead DFT related activities - Scan...
-
Sr /ic Design Engineer (Design Verification)
7 days ago
Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time**Job Descriptions** - Develop and Review Test Plan based on IC design specification - Develop constrained-Random verification environment for complex DUT - Develop/Modify Testbenches using UVM/SystemVerilog for Pre-Silion IP or SOCs - Implement coverage matrix using cover point and assertion - Create and debug tests for DUT - Resolve bugs with remote...
-
Singapore Future Technology Devices International Ltd. Full timeDepartment: IC Design & Development Position Summary: Key Responsibilities Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities – Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional...
-
Analog IC Designer
1 week ago
Singapore ZERO-ERROR SYSTEMS PTE. LTD. Full timeAbout the Role Zero-Error Systems (ZES) is currently seeking a Junior Analog Integrated Circuit (IC) Designer to join our team and help us revolutionize the industry. The Analog IC Designer will work with the team on different analog IC designs for various applications including commercial, automotive and space. Key Responsibilities Development of Analog ICs...
-
Analog IC Designer
6 days ago
Singapore Zero-Error Systems Pte Ltd Full timeOverview About the Role Zero-Error Systems (ZES) is currently seeking a Junior Analog Integrated Circuit (IC) Designer to join our team and help us revolutionize the industry. The Analog IC Designer will work with the team on different analog IC designs for various applications including commercial, automotive and space. Responsibilities Development of...
-
Analog IC Designer
1 week ago
Singapore ZERO-ERROR SYSTEMS PTE. LTD. Full time $60,000 - $120,000 per yearAbout the RoleZero-Error Systems (ZES) is currently seeking a Junior Analog Integrated Circuit (IC) Designer to join our team and help us revolutionize the industry. The Analog IC Designer will work with the team on different analog IC designs for various applications including commercial, automotive and space.Key ResponsibilitiesDevelopment of Analog ICs...
