Engineer / Senior Engineer / Staff Engineer - IC Design Verification

1 day ago


Singapore Future Technology Devices International Ltd. Full time

Department: IC Design & Development Position Summary: Key Responsibilities Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities – Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional issues found in taped-out devices Additional Responsibilities Any reasonable task assigned by management and deemed to be within the individuals’ capabilities to ensure smooth running of the business As this is an evolving business, ongoing change is an integral part of the position. Management will liaise with the individual on any fundamental change to work practices. The individual is required to embrace and adopt any change to working practices Knowledge & Skill Requirements Degree/Master in Electrical/Electronic Engineering 5 years or above experience in the area of digital IC design verification Working experience from design to tape-out are essential Experience in SystemVerilog, OVM/UVM verification methodology, DFT, ATPG Experience in using EDA tools from Cadence, Synopsys Knowledge and working experience in one or more of the following: Digital and mixed-signal design USB interface products Knowledge in connectivity technology such as USB, UART, SPI, I2C Working Conditions Working conditions are normal for an office environment. Work requires willingness to work a flexible schedule #J-18808-Ljbffr



  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests...


  • Singapore ETHOS TECH ONE PTE. LTD. Full time

    Overview Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug tests for DUT...


  • Singapore ETHOS SEARCH ASSOCIATES PTE. LTD. Full time

    Job Descriptions Develop and Review Test Plan based on IC design specification Develop constrained-Random verification environment for complex DUT Develop/Modify Testbenches and test programmes using UVM-SV for Pre-Silicon IP/ICs/SOCs and ensure product meet their performance Implement coverage matrix using cover point and assertion Create and debug...

  • Senior Engineer

    3 days ago


    Singapore FUTURE TECHNOLOGY DEVICES INTERNATIONAL LIMITED Singapore Branch Full time

    Overview Digital IC Design Verification Responsibilities Perform front-end verification using UVM methodology Work with Systems and Software engineers on FPGA verification Lead DFT related activities - Scan Insertion, ATPG, Pattern Validation Work with test team in debugging production test issues Help debug & correct any functional issues found in taped-out...


  • Singapore OmniVision Technologies Singapore Pte. Ltd. Full time

    About the job (Sr./Staff) Design Verification Engineer Position Overview: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to...


  • Singapore AAC TECHNOLOGIES PTE. LTD. Full time

    **Responsibilities**: - The Mixed-Signal IC (MEMS Interface) Design Engineer will be responsible for the design and development of capacitive and/or piezoelectric MEMS interface ASICs, including the required amplifiers, ADCs, filters and control logic, with characteristic high impedance inputs, ultra low power, low noise circuits etc. - The responsibility...


  • Singapore TETRAMEM SINGAPORE PTE. LTD. Full time

    Responsibilities: Develop and implement mixed-signal verification and coverage plans for complex IC designs based on design architecture and specifications Design and develop verification testbenches using industry-standard verification languages and methodologies Write and execute test cases to verify mixed-signal circuits for functionality, performance,...


  • Singapore OMNIVISION Full time

    Description: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...


  • Singapore Uni Connect Pte Ltd Full time $90,000 - $120,000 per year

    Position: Digital IC Design Engineer As a digital IC design engineer, you will be working in a dynamic team that develops cut edging automotive Battery Management System and Optical Control IC products. You will be responsible for several aspects in digital IC design area such as micro- architecture, block/chip level design and implementation,...


  • Singapore Silicon Labs Full time

    Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity...