Digital IC Design Verification Specialist

2 days ago


Singapore beBeeVerification Full time $120,000 - $180,000
Job Summary

This is an exciting opportunity to work as a Verification Engineer specializing in Digital IC Design. The ideal candidate will have hands-on experience with SystemVerilog/UVM and strong understanding of verification process from test plan to coverage completion.

Key Responsibilities:
  • Develop and review test plans based on IC design specifications.
  • Create and debug tests for DUT (Device Under Test).
  • Implement coverage matrices using cover points and assertions.


Requirements:
  • Bachelor's/Master's Degree in Electrical/Electronics/Computer Engineering with at least 1 year of experience.
  • Hands-on experience in Silicon/IP verification using SystemVerilog/UVM.
  • Strong analytical skills and good communication skills.


Educational Background:
  • Bachelor's/Master's Degree in Electrical/Electronics/Computer Engineering.


Technical Skills:
  • SystemVerilog.
  • UVM.
  • Synopsys tools.


Languages:
  • English.


  • Singapore beBeeVerificationEngineer Full time $120,000 - $180,000

    Job SummaryWe are seeking an experienced IC Design Engineer to join our team.The ideal candidate will have a strong understanding of digital IC design and verification, with experience in developing and implementing test plans and verification environments using SystemVerilog/UVM.The successful candidate will be responsible for designing and implementing...


  • Singapore beBeeVerification Full time $120,000 - $200,000

    IC Design Verification ExpertThis role plays a crucial part in the development of electronic devices. We are seeking an experienced IC Design Verification Specialist to join our team.Main Responsibilities:Lead digital IC design verification using UVM methodology to ensure integrity.Collaborate with Systems and Software engineers on FPGA verification for...


  • Singapore beBeeVerification Full time

    IC Design Verification Expert This role plays a crucial part in the development of electronic devices. We are seeking an experienced IC Design Verification Specialist to join our team. Main Responsibilities: Lead digital IC design verification using UVM methodology to ensure integrity. Collaborate with Systems and Software engineers on FPGA...


  • Singapore beBeeVerification Full time $150,000 - $200,000

    Job OverviewAs a Senior Engineer, you will play a pivotal role in the digital IC design verification process. Your expertise in front-end verification using UVM methodology and collaboration with Systems and Software engineers on FPGA verification will drive innovation and excellence.Key Responsibilities include:Digital IC Design VerificationFront-end...


  • Singapore beBeeVerification Full time

    Job Summary This is an exciting opportunity to work as a Verification Engineer specializing in Digital IC Design. The ideal candidate will have hands-on experience with SystemVerilog/UVM and strong understanding of verification process from test plan to coverage completion. Key Responsibilities: Develop and review test plans based on IC design...


  • Singapore beBeeVerification Full time $80,000 - $120,000

    Job Title:Digital IC Verification ExpertJob Description:We are seeking an experienced Senior Engineer to perform front-end verification using UVM methodology. The ideal candidate will work closely with Systems and Software engineers on FPGA verification, ensuring seamless integration and optimal performance.The successful candidate will lead DFT related...


  • Singapore beBeeVerification Full time $90,000 - $120,000

    Electronic Design Verification Specialist\This is a critical role in the development of electronic devices. We are seeking an experienced professional to lead digital IC design verification and collaborate with Systems and Software engineers on FPGA verification.\


  • Singapore beBeeVerification Full time $90,000 - $120,000

    Senior IC Verification SpecialistWe are seeking a highly skilled professional to perform front-end verification using UVM methodology, working with Systems and Software engineers on FPGA verification, leading DFT related activities, and collaborating with the test team in debugging production test issues.Key Responsibilities:Perform front-end verification...


  • Singapore beBeeVerification Full time $120,000 - $150,000

    Job Opportunity: Senior IC Design Verification ExpertJob OverviewThis position involves leading front-end verification using the UVM methodology and collaborating with Systems and Software engineers on FPGA verification.


  • Singapore beBeeVerification Full time $150,000 - $200,000

    Job DescriptionDigital IC Design Verification plays a pivotal role in the development of innovative technologies. We are seeking an experienced Senior Engineer to perform front-end verification using UVM methodology.The ideal candidate will work closely with Systems and Software engineers on FPGA verification, ensuring seamless integration and optimal...