
Verification Engineering Manager
2 days ago
">Verification Engineering Manager
As a seasoned Verification Engineering Manager, you will lead a passionate team in driving the development and deployment of cutting-edge verification methodologies to tackle ever-increasing design complexities. Your expertise in SoC design principles, including IP block integration and system-level verification, will be invaluable in this role.
Your responsibilities will include conducting thorough test plan reviews, executing plans on-time with high quality, and achieving zero-defect results through smart approaches. You will be expected to lead by example, fostering a culture of excellence and teamwork within the organization.
To excel in this position, you should possess strong knowledge of SoC design principles, experience with test plan development, execution, and analysis, and familiarity with EDA tools and development flows for ASIC verification. A Master's degree in Electrical Engineering or Computer Engineering, along with at least 10 years of relevant experience, is highly desirable.
If you have a passion for general programming, video processing, and video analytics, these skills will be viewed favorably. As a senior leader, you will be responsible for driving innovation, mentoring junior engineers, and contributing to the growth and success of the organization.
Job Requirements:
- Master's degree in Electrical Engineering or Computer Engineering
- At least 10 years of experience in verification engineering
- Strong knowledge of SoC design principles
- Experience with test plan development, execution, and analysis
- Familiarity with EDA tools and development flows for ASIC verification
What We Offer:
- A dynamic work environment with opportunities for growth and professional development
- A competitive salary and benefits package
- The chance to work with a talented team of engineers and contribute to innovative projects
How to Apply:
If you are a motivated and experienced Verification Engineering Manager looking for a new challenge, please submit your resume and cover letter to us. We look forward to hearing from you
-
Design Verification Engineer
16 hours ago
Singapore OMNIVISION Full timeJob Title (Sr./Staff) Design Verification Engineer at OMNIVISION Description As a design verification engineer, you will be part of a passionate verification team that develops and deploys state-of-the-art verification methodologies for complex designs. Your goal is to achieve zero-defect verification using advanced techniques such as UVM, C/C++...
-
Senior Verification Engineer
5 days ago
Singapore beBeeVerification Full time $180,000 - $210,000Job Title: Senior Verification EngineerWe are seeking a highly skilled Senior Verification Engineer to join our team. As a key member of our design team, you will be responsible for developing and executing verification plans for digital designs. Your expertise in SOC/IP verification skills will be essential in ensuring the quality and reliability of our...
-
Principal Verification Engineer
3 days ago
Singapore beBeeVerification Full time $90,000 - $120,000Job DescriptionWe are seeking a highly skilled Design Verification Manager to lead our verification team in developing and deploying state-of-the-art methodologies. This individual will be responsible for overseeing the development of test plans, conducting thorough reviews, and executing these plans with high quality.The ideal candidate will have strong...
-
Logic Verification Engineer
1 week ago
Singapore CANAAN CREATIVE GLOBAL PTE. LTD. Full time**Responsibilities**: - Perform chip verification for new product development. - Participate in IP- and system-level simulation verification. - Develop and maintain UVM-based verification environments according to architectural documentation. - Define and achieve functional coverage targets; improve code and functional coverage based on the verification...
-
Logic Verification Engineer
6 days ago
Singapore CANAAN CREATIVE GLOBAL PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilities:Perform chip verification for new product development. Participate in IP- and system-level simulation verification. Develop and maintain UVM-based verification environments according to architectural documentation. Define and achieve functional coverage targets; improve code and functional coverage based on the...
-
Design Verification Engineer
6 days ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities: Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design. Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance. Develop reusable testbenches, test cases using constrained-random and...
-
Design Verification Engineer
2 weeks ago
Singapore HKM HR MANAGEMENT PTE. LTD. Full timeResponsibilities:Work closely with design engineers and architects to create and document detailed test plans for verifying the SoC design.Establish and manage the infrastructure and environment for automated verification of the SoC's architecture, functionality, and performance.Develop reusable testbenches, test cases using constrained-random and directed...
-
Verification Engineering Specialist
3 days ago
Singapore beBeeVerification Full time $150,000 - $200,000Job Opportunity: Verification Engineering SpecialistKey ResponsibilitiesWe are seeking an experienced Verification Engineer to join our team. The successful candidate will be responsible for developing detailed verification plans, creating and maintaining testbenches, and collaborating with design engineers to identify and resolve design issues.The ideal...
-
Senior Verification Engineer
3 days ago
Singapore beBeeVerification Full time $90,000 - $120,000**Job Summary:**We are seeking a skilled Verification Specialist to contribute to our cutting-edge technology development project.Develop detailed verification plans based on design specifications and architectural requirements.Create and maintain testbenches for complex digital designs using SystemVerilog and UVM (Universal Verification Methodology).Write,...
-
Design Verification Engineer
2 weeks ago
Singapore BITSILICA PTE. LTD. Full time**Design Verification Engineer** Experience : 4+ Years Salary Range :SGD 6500-8500 **Skills Required**: FPGA SoC Verification Skills ASIC SoC Verification Skills System Verilog and UVM Skills Automation Skills. IP Verification Skills Low power UPF based verification skills **Technical Expertise** Languages :Verilog, System Verilog, C,...