Senior Low Power Digital Fault Tolerance Architect

7 days ago


Singapore beBeeLowPowerDft Full time $180,000 - $250,000
Job Description

We are seeking a skilled engineer to join our team in the development of ultra-low power semiconductor solutions. As a Staff Engineer, you will be responsible for designing and implementing low-power DFT architecture and infrastructure.

Your primary focus will be on scan insertion, boundary scan, MBIST, ATPG, and test time and test coverage analysis for scan and MBIST patterns.

You will work closely with designers on STA, physical, power, and logical issues related to DFT, as well as with test engineers to bring up test vectors on silicon.

This is an excellent opportunity for a motivated and self-driven engineer with attention to detail and strong verbal and written communication skills.

Required Skills and Qualifications
  • BS/MS in ECE/EE and at least 10 years of experience in DFT implementation
  • Skilled in different types of DFT structures, including scan (Stuck-At, At-Speed, Path-Delay), scan compression, boundary scan, and MBIST
  • Experience in creating and implementing hierarchical DFT architecture in complex SoC
  • Experience in Low-Power DFT and MBIST
  • Experience in test time and test coverage analysis for scan and MBIST patterns
  • Experience in working with test engineering team to bring up production test program
  • Extensive knowledge of timing concepts and constraint development
  • Experience in developing scan ATPG and MBIST test benches and simulation in pre/post-layout environments
  • Experience in RTL is required
  • Experience in scripting like Tcl is preferred
  • Experience with GLS (gate level simulation) is preferred
Benefits

We offer a dynamic and fast-moving environment where you can work on complex, meaningful, and challenging projects that will create a lasting impact and shape the future of technology.

We encourage and nurture an environment for growth and opportunities to work with innovative and enthusiastic teams.



  • Singapore beBeeDigitalFaultTolerance Full time $100,000 - $150,000

    Digital Fault Tolerant EngineerJob Overview:We are seeking a highly skilled Digital Fault Tolerant (DFT) Engineer to join our team.Job Description:The DFT Engineer will be responsible for the implementation and analysis of DFT logics, as well as the improvement of testability of digital design at block and chip level.Responsibilities:Implement DFT logics for...


  • Singapore ENTROPICA LABS PTE. LTD. Full time

    Quantum Software Developer (Error Correction & Fault-Tolerance) Company Description: Entropica Labs is a Singapore-based quantum computing software company creating the software layer to support fault-tolerant quantum error correction-the ability to actively remove errors from quantum computations and unlock the transformative applications of quantum...


  • Singapore beBeeDft Full time $120,000 - $180,000

    Staff EngineerWe are seeking a highly skilled Staff Engineer to join our team. The ideal candidate will have extensive experience in designing and implementing low-power digital systems.Job DescriptionAs a Staff Engineer, you will be responsible for developing and implementing low-power DFT architecture and infrastructure. You will work closely with...


  • Singapore ENTROPICA LABS PTE. LTD. Full time

    **An overview of this role** This role focuses on designing and specifying the orchestration layer for large-scale, fault-tolerant quantum computers. You will help define how active quantum error correction (QEC) cycles, decoders, and control systems integrate into a coherent architecture that connects hardware, software, and HPC resources. The role...

  • Lead Scientist

    2 weeks ago


    Singapore ENTROPICA LABS PTE. LTD. Full time

    **An overview of this role** This role focuses on leading research and development at the intersection of fault-tolerant quantum computing (FTQC) and large-scale algorithms for AI and simulation. You will use Loom, Entropica’s quantum error correction compiler, to analyse the resource requirements and performance of fault-tolerant quantum algorithms,...


  • Singapore beBeeChipDesigner Full time $150,000 - $200,000

    Senior Chip Designer OpportunityWe are seeking a highly skilled and experienced Senior Physical Chip Design Engineer to lead the development and optimization of low-power, high-performance chip design processes. This is an excellent opportunity for a talented professional to leverage their technical expertise and leadership skills to drive innovation and...


  • Singapore ENTROPICA LABS PTE. LTD. Full time $104,000 - $130,878 per year

    An overview of this roleThis role focuses on designing and specifying the orchestration layer for large-scale, fault-tolerant quantum computers. You will help define how active quantum error correction (QEC) cycles, decoders, and control systems integrate into a coherent architecture that connects hardware, software, and HPC resources.The role involves...


  • Singapore ENTROPICA LABS PTE. LTD. Full time $104,000 - $130,878 per year

    An overview of this roleThis role focuses on leading research and development at the intersection of fault-tolerant quantum computing (FTQC) and large-scale algorithms for AI and simulation. You will use Loom, Entropica's quantum error correction compiler, to analyse the resource requirements and performance of fault-tolerant quantum algorithms, particularly...

  • Lead Scientist

    4 hours ago


    Singapore ENTROPICA LABS PTE. LTD. Full time

    An overview of this role This role focuses on leading research and development at the intersection of fault-tolerant quantum computing (FTQC) and large-scale algorithms for AI and simulation. You will use Loom, Entropica's quantum error correction compiler, to analyse the resource requirements and performance of fault-tolerant quantum algorithms,...


  • Singapore ENTROPICA LABS PTE. LTD. Full time

    An overview of this role This role focuses on designing and specifying the orchestration layer for large-scale, fault-tolerant quantum computers. You will help define how active quantum error correction (QEC) cycles, decoders, and control systems integrate into a coherent architecture that connects hardware, software, and HPC resources. The role involves...