
Verification Engineer
2 weeks ago
We are seeking a skilled Verification Engineer to join our team in developing and maintaining complex verification environments for new product development.
The ideal candidate will have a strong background in electrical engineering, microelectronics, or related field, with 5+ years of experience in pre-silicon verification. They should also possess a solid knowledge of UVM methodology and proficiency in Verilog/System Verilog.
Responsibilities- Develop and maintain UVM-based verification environments according to architectural documentation.
- Perform chip verification for new product development and participate in IP- and system-level simulation verification.
- Define and achieve functional coverage targets and improve code and functional coverage based on the verification plan.
-
Verification Engineer
4 days ago
Singapore beBeeVerification Full time $120,000 - $180,000Technical Verification SpecialistWe are seeking an accomplished Technical Verification Specialist to join our team of talented engineers. This is a fantastic opportunity for someone who is passionate about verifying digital and mixed-signal designs, including systems-on-chip with multiple CPUs, digital signal processors, security hardware, and other logic...
-
Project Engineer
7 days ago
Singapore Measurement & Verification Full time**Project Engineer** We are a local ESCO Company involving with energy efficiency jobs in Singapore and Malaysia. You will be working with a group of experience and pioneer engineers in this field. In line with our expansion plans, we invite suitable qualified applicants to join us: **Responsibilities**: - Handle overall planning and implementation of...
-
Senior Verification Engineer
3 days ago
Singapore beBeeVerification Full timeJob Title: Senior Verification Engineer We are seeking a highly skilled Senior Verification Engineer to join our team. As a key member of our design team, you will be responsible for developing and executing verification plans for digital designs. Your expertise in SOC/IP verification skills will be essential in ensuring the quality and reliability of our...
-
Design Verification Engineer
2 weeks ago
Singapore OMNIVISION Full timeJob Title (Sr./Staff) Design Verification Engineer at OMNIVISION Description As a design verification engineer, you will be part of a passionate verification team that develops and deploys state-of-the-art verification methodologies for complex designs. Your goal is to achieve zero-defect verification using advanced techniques such as UVM, C/C++...
-
Design Verification Engineer
1 week ago
Singapore OVT group Full timeDescription: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
Design Verification Engineer
7 days ago
Singapore OMNIVISION Full timeDescription: As a design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
SOC Verification Engineer
2 weeks ago
Singapore SUNLUNE (SINGAPORE) PTE. LTD. Full time**: We are seeking a **SoC Verification Engineer**to test and validate **System-on-Chip (SoC)**designs. You will work with cross-functional teams to ensure chip functionality through verification using **UVM**, **SystemVerilog**, **Python**, and other cutting-edge tools. **Responsibilities**: - Develop **verification plans**for module and system-level...
-
Design Verification Engineer
1 week ago
Central Singapore Emprego SG Full time**Location** Singapore, Central Singapore **Job Type** Full Time **Salary** $5,000 - $9,000 Per Month **Date Posted** 1 hour ago Additional Details **Job ID** 5273 **Job Views** 1 **Job Description**: Roles & Responsibilities - Experience in UVM verification methodology - Experience in developing and deploying state-of-the-art verification...
-
Chief Verification Engineer
2 weeks ago
Singapore beBeeVerification Full time $180,000 - $240,000Verification ExpertThe role involves developing industry-grade verification platforms and methodologies for next-generation automotive System-on-Chips (SoCs).Key Responsibilities:Develop verification platforms and test cases using SystemVerilog and Universal Verification Methodology (UVM) based on verification plans.Promote and implement Formal Property...
-
Design Verification Engineer
2 weeks ago
Singapore NUWAY CFR PTE. LTD. Full timeOne of our US Global Semiconductor IC design is growing their design teams in Singapore. Role : Design Verification Engineer (DV)Location : SingaporeExperience : 3 to 7 years. • Technical Requirements: o Expert-level UVM and SystemVerilog verificationo Advanced coverage-driven verification methodologieso Experience with complex SoC verification strategieso...