
Design Verification Manager
4 weeks ago
As a Design Verification Manager, you are expected to carry out the following responsibilities.
- Be in-charge of a passionate verification team that is constantly pushing the limits
- Developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification.
- Conduct thorough test plan reviews systematically and execute the plan on-time with high quality.
- Achieve zero-defect, with the best and smartest approach to the large verification space.
Requirements
- Strong knowledge of SoC design principles, including IP block integration and system-level verification
- Experience with test plan development, execution, and analysis
- Familiarity with EDA tools and development flows for ASIC verification
- Highly disciplined, quality-minded, and highly driven for excellence.
- Excellent team leader and good communication skills.
- Strong expertise in UVM verification methodology.
- Experience in C and/or a scripting language such as python or perl.
- MSEE/BSEE in Electrical Engineering or Computer Engineering, with at least 10 years of relevant experience.
- Experience in RTL design is a plus.
- Experience in video processing and video analytics is a plus.
- Passionate and strong in general programming is a plus.
Video Analytics
Documentation Skills
Scripting
EDA
UVM
RTL Design
IP
SoC
Python
Video Processing
SystemVerilog
Flash
Functional Verification
ASIC
Electrical Engineering
-
Design Verification Manager
2 weeks ago
d jurong, jurong island, tuas, sg OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesAs a Design Verification Manager, you are expected to carry out the following responsibilities.Be in-charge of a passionate verification team that is constantly pushing the limits. Developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system...
-
Digital Design Verification Engineer
3 weeks ago
d jurong, jurong island, tuas, sg OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesPosition Overview:As a design verification engineer, you will be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal...
-
Verification Engineer
5 days ago
Jurong East, Singapore Leica Microsystems Full timeLeica Microsystems has helped shape the future of microscopy for over 170 years by developing groundbreaking optical and digital solutions. As a global leader, we’re driven by continuous improvement to excite our customers and to create the best work environment for our people. Customer focus, innovation, and teamwork are at the core of our culture and the...
-
ISP RTL Design Manager
3 weeks ago
d jurong, jurong island, tuas, sg OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilitiesResponsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis) Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation Verify Logic at ISP level and Digital System level Optimize Design for...
-
Jurong East, Singapore OMNIVISION Full time**Description**: - As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits - developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal...
-
Principal Verification Engineer
5 days ago
Jurong East, Singapore Leica Microsystems Full timeLeica Microsystems has helped shape the future of microscopy for over 170 years by developing groundbreaking optical and digital solutions. As a global leader, we’re driven by continuous improvement to excite our customers and to create the best work environment for our people. Customer focus, innovation, and teamwork are at the core of our culture and the...
-
NPU Design Engineer
4 weeks ago
d jurong, jurong island, tuas, sg OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilities Develop design requirements for an NPU based on system-level specifications. Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog / System Verilog HDL for various sub-blocks of the NPU. Understanding the mathematics of...
-
NPU Design Engineer
4 weeks ago
d jurong, jurong island, tuas, sg OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilities: Develop design requirements for an NPU based on system-level specifications. Being part of modelling the performance of the NPU module and its data transaction throughput. Microarchitecture design and RTL coding using Verilog / System Verilog HDL for various sub-blocks of the NPU. Understanding the mathematics of...
-
ISP RTL Design Engineer
4 weeks ago
d jurong, jurong island, tuas, sg OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilitiesResponsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis) Verify Logic at ISP level and Digital System level Optimize Design for less gate count and low power consumption Drive ISP Design activities in close collaboration with ISP Algorithm...
-
ISP RTL Design Engineer
4 weeks ago
d jurong, jurong island, tuas, sg OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD. Full timeRoles & ResponsibilitiesResponsibilitiesResponsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis) Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation Verify Logic at ISP level and Digital System level Optimize Design for...