Senior Design Engineer: SoC RTL
Save this job and keep your search organized
Create a free account to save jobs, create alerts and return to this listing from your dashboard.
By continuing, you agree to our Terms & Privacy Policy.
Silicon Labs is seeking a design engineer to advance block architecture and RTL coding for SoC integration in Singapore. You will collaborate with cross-functional teams to define requirements, partition designs, and implement robust digital blocks and IP within the SoC infrastructure.
You will verify blocks and the overall SoC using directed, random, and assertion-based methods, and contribute to embedded firmware for validation and documentation deliverables.