Design Verification Engineer
Save this job and keep your search organized
Create a free account to save jobs, create alerts and return to this listing from your dashboard.
By continuing, you agree to our Terms & Privacy Policy.
Black Sesame Technologies is seeking motivated and detail-oriented individuals to join our team as Engineer, Design Verification . This is a great opportunity to be part of a fast-paced environment working on next-generation automotive SoCs. You will be involved in developing industry-grade verification platforms and methodologies to ensure our chips meet the highest functional and quality standards. We're looking for candidates who are curious, self-driven, and passionate about hardware verification.
Responsibilities- Develop verification platforms and test cases using SystemVerilog and UVM based on verification plans.
- Promote and implement Formal Property Verification (FPV) for relevant design modules.
- Perform RTL and gate-level simulation, execute regression tests, and debug failures.
- Analyze code and functional coverage to identify and close coverage gaps.
- Contribute ideas and improvements to enhance verification methodologies and processes.
- Education: Master's or PhD degree in Electrical Engineering, Computer Engineering, Computer Science, or related fields.
- Experience: Internship or project experience in chip design/verification preferred. Open to fresh graduates with relevant coursework or research experience.
- Programming Skills: Proficiency in SystemVerilog and scripting languages such as Python, Perl, or Shell.
- Problem-Solving: Strong analytical and debugging skills; ability to work through complex technical challenges.
- Teamwork: Collaborative mindset with strong communication skills and willingness to learn in a fast-paced team environment.
-
Senior Design Verification Engineer
1 day ago
Singapur, singapore UST Full-timeApply UVM (Universal Verification Methodology), SystemVerilog, Verilog, and SVA (SystemVerilog Assertions) languages in verification tasks Develop and implement state-of-the-art verification methodologies, including UVM, C/C++, co-simulation, system emulation, and mixed-mode simulation/emulation Contribute to projects requiring advanced verification tools...
-
Senior Design Verification Engineer
2 days ago
Singapur, singapore BITDEER DEVELOPMENT PTE. LTD. Full-timeAbout Bitdeer: Bitdeer is a world-leading technology company for Bitcoin mining and AI cloud. Bitdeer is committed to providing comprehensive Bitcoin mining solutions for its customers. Apart from designing industry-leading ASIC chips and manufacturing mining rigs, the Group handles complex processes involved in computing across the value chain. This...
-
(Sr./Staff) Design Verification Engineer
19 hours ago
Singapur, singapore ovt Full-timeDescription As a design verification engineer, you will be part of a passionate verification team that is constantly pushing the limits – developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to mixed-mode simulation & formal verification. The goal is...
-
(Sr./Staff) Design Verification Engineer
3 days ago
Singapur, singapore OmniVision Technologies Singapore Pte. Ltd. Full-timeAbout the job (Sr./Staff) Design Verification Engineer Position Overview: As design verification engineer, you would be part of a passionate verification team that is constantly pushing the limits developing and deploying state-of-the-art verification methodologies in ever-increasing design complexities, from UVM, C/C++ co-simulation, system emulation to...
-
Design Verification Engineer II
5 days ago
Singapur, singapore Silicon Labs Careers Full-timeSilicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity...
-
SG ASIC/SoC Design Verification Engineer
3 days ago
Singapur, singapore TETRAMEM INC Full-timeAt TetraMem, we are redefining the future of AI with our groundbreaking innovations in In-Memory Computing. Leveraging world-record multi-level RRAM technology, we deliver highly efficient solutions for AI computations, enabling superior performance and energy efficiency across applications ranging from edge devices to data centers. Our talented team of...
-
Design & Verification Engineer
11 hours ago
Singapur, singapore YUANYII AGENCY PTE. LTD. Full-timeYUANYII AGENCY PTE. LTD. seeks a versatile engineer to design and develop detailed plans, blueprints, models, or prototypes using CAD software, contributing across the product lifecycle. You will run performance tests, diagnose issues, and collaborate with cross-functional teams to optimize efficiency, cost, and safety while ensuring compliance with industry...
-
Senior Design Verification Engineer: IP
11 hours ago
Singapur, singapore BITDEER DEVELOPMENT PTE. LTD. Full-timeBitdeer Development Pte. Ltd. is seeking a Design Verification Engineer to join our IC development team. You will help ensure functional correctness and performance of computer arithmetic IPs, develop verification environments, and contribute to high-quality IP and silicon through systematic verification. Join a global, fast-growing tech group with exposure...
-
Singapur, singapore BLACK SESAME TECHNOLOGIES (SINGAPORE) PTE. LTD. Full-timeBlack Sesame Technologies is seeking motivated and detail-oriented engineers to join as Design Verification Engineers for next-generation automotive SoCs. You will develop verification platforms and methodologies to ensure chips meet high functional and quality standards, working in a fast-paced environment. Ideal candidates hold a Master's or PhD in...
-
Senior/Staff Design Verification Engineer
3 days ago
Singapur, singapore OmniVision Technologies Singapore Pte. Ltd. Full-timeOmniVision Technologies Singapore Pte. Ltd. is seeking a Sr./Staff Design Verification Engineer to join a passionate verification team. You will advance state-of-the-art verification methodologies, spanning UVM, C/C++ co-simulation, system emulation, mixed-mode simulation, and formal verification, with a goal of zero defects. The role emphasizes strong...