Staff / Senior Engineer, Design Verification (SystemVerilog/UVM)
6 days ago
Our client is a leading startup in the semiconductor field and a leader in designing ultra low-power microprocessors. The Singapore office houses the Regional Technology Design Center which will be driving the growth and innovation for its products.
R&D – Staff / Senior Engineer – Design Verification
Responsibilities:
- Design and implement UVM-based testbenches and integrate third-party VIPs for SoC-level verification.
- Develop drivers, monitors, and innovative test cases covering power, performance, and functionality.
- Collaborate on gate-level simulations, FPGA bring-up, and automate verification workflows for efficiency.
Requirements:
- Bachelor's/Master's in EE with 5–12 years in SoC/block-level verification and low-power designs.
- Strong in SystemVerilog (UVM), C/C++, scripting (Python/Perl), and AMBA protocols (AXI/AHB/APB).
- Experience with ARM SoCs, mixed-signal designs, and domains like AI edge, video, and audio preferred.
Interested applicants, kindly send in a copy of your updated resume in WORD document to stating your current and expected remuneration together with notice period required to current employer.
You can also contact Vincent Low for a confidential discussion at
EA Personnel Registration No: R1324700
-
Sr. Staff Engineer, Design Verification
2 weeks ago
Central Singapore Ambiq Micro Full time**Company Overview**: **Staff Engineer - Design Verification** **Responsibilities**: **Specific Responsibilities**: - Must have participated in all phases of chip development, from creating test plans, creating testbench environment (SV/UVM), integrate VIP’s, automate test env for randomized testing and score boarding. - Utilize UVM to create drivers,...
-
Senior IC Design Verification Engineer
1 week ago
Central Region, Singapore BITDEER DEVELOPMENT PTE. LTD. Full time $120,000 - $180,000 per yearAbout Bitdeer:Bitdeer Technologies Group (Nasdaq: BTDR) is a world-leading technology company for Bitcoin mining. Bitdeer is committed to providing comprehensive computing solutions for its customers. The Company handles complex processes involved in computing such as equipment procurement, transport logistics, datacenter design and construction, equipment...
-
West Region, Singapore Realtek Singapore Private Limited Full time $90,000 - $120,000 per yearJOB DESCRIPTION:Responsibility for test plans, testbench documentation and implementation.Use SystemVerilog language, SVA and UVM methodology for block level verification.Debug tests with design engineers to deliver functionally correct design blocks.Close coverage measures to identify verification holes and show progress towards tape-out.Write scripts to...
-
Senior Engineer
2 days ago
North-East Region, Singapore Future Technology Devices International Ltd Full time $120,000 - $180,000 per yearKey responsibilities:Digital IC Design VerificationPerform front-end verification using UVM methodologyWork with Systems and Software engineers on FPGA verificationLead DFT related activities - Scan Insertion, ATPG, Pattern ValidationWork with test team in debugging production test issuesHelp debug & correct any functional issues found in taped-out...
-
West Region, Singapore Realtek Singapore Private Limited Full time $120,000 - $180,000 per yearJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition.Develop detailed module level and SoC level test plans for all the functional features, based on the design spec.Develop ASIC verification environment including all the respective components such as stimulus,...
-
Semiconductor Design Verification Engineer
6 days ago
West Region, Singapore Realtek Singapore Private Limited Full time $80,000 - $120,000 per yearJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition.Develop detailed module level and SoC level test plans for all the functional features, based on the design spec.Develop ASIC verification environment including all the respective components such as stimulus,...
-
West Region, Singapore Realtek Singapore Private Limited Full time $80,000 - $120,000 per yearJOB DESCRIPTIONIn this position, the individual thoroughly understands digital design specs of various IP blocks and SoC architecture definition.Develop detailed module level and SoC level test plans for all the functional features, based on the design spec.Develop ASIC verification environment including all the respective components such as stimulus,...
-
Data Centre Protocol Engineer
6 days ago
West Region, Singapore WGT EHR Pte. Ltd. Full time $90,000 - $120,000 per yearData Centre Protocol Engineer / Architect (Multiple Levels)West (8 – 10 Mins Walk from Circle Line MRT)5 days, 9:00 am – 6:00pmBasic Salary up to $6500 (Commensurate with experience) + High Bonuses + Good BenefitsResponsibilities:Design, analyze, and optimize network protocols such as Ethernet, UEC, and UAlink for next-generation data centre...
-
Verification Technician
2 weeks ago
Central Region, Singapore EnviroDynamics Solutions Pte Ltd Full time $60,000 - $80,000 per yearAn Industry Leading Technology MNC (US) in Networking Products.Inclusive & Flexible Working EnvironmentAttractive RemunerationResponsibilitiesBecome a part of Hardware design team responsible for the verification of next generation hardware for high-end Ethernet switching systems.Review measurement results to make sure it comply with signal requirementDrive...
-
Foundation IP Staff Design Engineer
9 hours ago
Yishun, North Region, Singapore Broadcom Full time $150,000 - $250,000 per yearJob Description:Foundation IP Staff Design EngineerWe are looking for energetic and passionate design engineers to join our Central Engineering Group and be part of an elite team responsible for the development of foundation IP for AI products including memory compilers, logic cells and custom macros of all types on the bleeding edge of process technology....
